

**CONVEX Diagnostics Documentation
Overview (C200 Series)**

Document No. 760-000103-201

Second Edition
December 1988

CONVEX Computer Corporation
Richardson, Texas USA

CONVEX Diagnostics Documentation
Overview (C200 Series)
Order No. DHW-083
Second Edition

© 1988 CONVEX Computer Corporation
All rights reserved.

This document is copyrighted. All rights are reserved. This document may not, in whole or part, be copied, duplicated, reproduced, translated, electronically stored, or reduced to machine readable form without prior written consent from CONVEX Computer Corporation (CONVEX).

Although the material contained herein has been carefully reviewed, CONVEX does not warrant it to be free of errors or omissions. CONVEX reserves the right to make corrections, updates, revisions, or changes to the information contained herein. CONVEX does not warrant the material described herein to be free of patent infringement.

UNLESS PROVIDED OTHERWISE IN WRITING WITH CONVEX COMPUTER CORPORATION (CONVEX), THE EQUIPMENT DESCRIBED HEREIN IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. SOME STATES DO NOT ALLOW THE EXCLUSION OF IMPLIED WARRANTIES. THE ABOVE EXCLUSION MAY NOT BE APPLICABLE TO ALL PURCHASERS BECAUSE WARRANTY RIGHTS CAN VARY FROM STATE TO STATE. IN NO EVENT WILL CONVEX BE LIABLE TO ANYONE FOR SPECIAL, COLLATERAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING ANY LOST PROFITS OR LOST SAVINGS, ARISING OUT OF THE USE OR INABILITY TO USE THIS EQUIPMENT. CONVEX WILL NOT BE LIABLE EVEN IF IT HAS BEEN NOTIFIED OF THE POSSIBILITY OF SUCH DAMAGE BY THE PURCHASER OR ANY THIRD PARTY.

CONVEX and the CONVEX logo ("C") are registered trademarks of CONVEX Computer Corporation
C200 Series is a trademark of CONVEX Computer Corporation

Printed in the United States of America

Revision Sheet
CONVEX Diagnostics Documentation
Overview (C200 Series)

Edition	Document No.	Date	Description
First	760-000103-200	June 1988	Describes the three manuals comprising the kit. Provides a master table of contents and index to all manuals.
Second	760-000103-201	December 1988	Reflects the new table of contents and index for updates to the three manuals in the kit.

THIS PAGE INTENTIONALLY LEFT BLANK

Table of Contents

1 Introduction

1.1 Overview	I.1-1
1.2 Scope	I.1-1
1.3 Documents Included	I.1-1
1.4 Dependencies	I.1-2
1.5 Master Table of Contents	I.1-2
1.6 Master Index	I.1-2

2 Master Table of Contents

2.1 Overview	I.2-1
--------------------	-------

3 Master Index

3.1 Overview	I.3-1
--------------------	-------

THIS PAGE INTENTIONALLY LEFT BLANK

Chapter 1

Introduction

1.1 Overview

CONVEX Diagnostics Documentation (C200 Series) contains four separate volumes of diagnostic materials. This manual introduces the structure of the *CONVEX Diagnostics Documentation (C200 Series)*. It also includes a master table of contents and a master index to all four volumes.

The *CONVEX Diagnostics Documentation (C200 Series)* is a reference tool for CONVEX personnel who use the diagnostic utilities, CONVEX customers who do their own maintenance, and the CONVEX diagnostics sustaining staff.

1.2 Scope

This documentation applies to all CONVEX C200 Series computers.

1.3 Documents Included

This documentation kit includes the following four CONVEX manuals:

- Volume I, *CONVEX Diagnostics Documentation Overview (C200 Series)* — Use this manual to obtain a general overview of the diagnostics documentation as well as find the master table of contents and master index to all documentation.
- Volume II, *CONVEX Processor Diagnostics Manual (C200 Series)* — This document contains C200 Series diagnostic tests for the Service Processor Unit (SP2), Peripheral Interface Adapter (PIA), memory system, central processor unit utility board (CPX), uniprocessors, and multiprocessors.
- Volume III, *CONVEX PBUS I/O System Diagnostics Manual* — This manual encompasses the operation and interpretation of the various Input/Output (I/O) system functional tests. These tests are system independent and will run on any CONVEX machine structure.
- Volume IV, *CONVEX Diagnostic Utilities Manual (C200 Series)* — This document presents the diagnostic utilities for CONVEX C200 Series computers. The material describes the features of the Service Processor operating system and contains all diagnostic utilities for CONVEX C200 Series machines. This manual also contains a detailed explanation of the Diagnostics Shell (Dshell) and the Interactive Scan (Iscan) utilities and diagnostic file formats.

1.4 Dependencies

All volumes in this kit are designed to be used together to eliminate excessive repetition of technical data between manuals and to simplify the revision process. The master table of contents and master index are comprehensive reference tools that make using the kit easier.

1.5 Master Table of Contents

A master table of contents, in chapter 2, contains an exact copy of the table of contents of each volume.

1.6 Master Index

The master index, in chapter 3, makes finding a particular subject easier across all volumes. The index contains symbol and numeric sections as well as the usual alphabetical section. Alphabetization is in the following order:

1. symbols
2. numerals
3. letters from A to Z

Each section is preceded by a boldfaced title. Preceding each page number (which is the chapter number followed by a dash then the page number of that chapter) is a Roman numeral that indicates the volume referenced. A period is placed between the volume number and the chapter-page number. The following is an example index entry:

Command scripts, user created II.2-1, III.3-1, IV.2-1

The above entry indicates that references to user-created command scripts appear in volume II (*CONVEX Processor Diagnostics Manual (C200 Series)*) on page 1 of chapter 2, in volume III (*CONVEX PBUS I/O System Diagnostics Manual*) on page 1 of chapter 3, and in volume IV (*CONVEX Diagnostic Utilities Manual (C200 Series)*) on page 1 of chapter 2.

See cross-references guide the reader to preferred spellings and entry wording. See also cross-references point the way to related subjects.

Chapter 2

Master Table of Contents

2.1 Overview

This chapter contains the master table of contents, which gives a comprehensive outline of the four volumes in this kit.

Master Table of Contents

Volume I

1 Introduction

1.1 Overview	I.1-1
1.2 Scope	I.1-1
1.3 Documents Included	I.1-1
1.4 Dependencies	I.1-2
1.5 Master Table of Contents	I.1-2
1.6 Master Index	I.1-2

2 Master Table of Contents

2.1 Overview	I.2-1
--------------------	-------

3 Master Index

3.1 Overview	I.3-1
--------------------	-------

Volume II

1 Diagnostics Environment

1.1 Overview	II.1-1
1.2 Hardware Overview	II.1-1
1.2.1 Service Processor Unit	II.1-2
1.2.2 EBUS	II.1-3
1.2.3 Interrupt Bus	II.1-3
1.2.4 Scan Bus	II.1-3
1.2.5 Board Identification	II.1-3
1.2.6 Remote Diagnostics Port	II.1-3
1.3 Software Overview	II.1-4
1.4 Soft Front Panel	II.1-5
1.4.1 Soft Front Panel Commands	II.1-5
1.5 SPU UNIX Operating System	II.1-8
1.6 Diagnostic Utilities	II.1-9
1.6.1 Interactive Diagnostic Utilities	II.1-9
1.6.2 Error Logging Utilities	II.1-11
1.6.2.1 What <i>errinld</i> Does	II.1-11
1.6.2.2 What <i>mm_sniff</i> Does	II.1-11
1.6.2.3 Error Monitoring	II.1-11
1.7 Diagnostic Test Programs	II.1-13
1.7.1 Test Strategy	II.1-13
1.7.2 Test Structure	II.1-15
1.7.3 Test Program Naming Conventions	II.1-15
1.7.3.1 Test Program Categories	II.1-16
1.7.3.2 Test Program Types	II.1-16
1.7.3.3 Test Program Device Types	II.1-17
1.7.3.4 Examples of Test Program Names	II.1-17
1.7.3.5 Current Test Program Name Assignments	II.1-18
1.8 Directory Structure	II.1-20
1.9 Software Distribution Tapes	II.1-21
1.10 Powering Up the System	II.1-22
1.10.1 Booting SPU UNIX	II.1-22
1.10.2 Using <i>fsck</i>	II.1-23
1.10.3 Using <i>.diaginit</i>	II.1-24
1.10.4 Using <i>.bootspu</i>	II.1-25

2 Dshell and Iscan Overview

2.1 Overview	II.2-1
2.2 Diagnostic Shell (<i>dshell</i>) Overview	II.2-1
2.3 Syntax Help for <i>dshell</i> Commands	II.2-3
2.4 Interactive Scan (<i>iscan</i>) Overview	II.2-3
2.5 Interactive Scan Commands	II.2-3

spu1000 Service Processor EPROM-Based Self-Test

Overview	II.spu1000-1
Prerequisites and Required Equipment	II.spu1000-2
Test Invocation	II.spu1000-2
Menu	II.spu1000-3
Default Sequence	II.spu1000-5
Class Descriptions	II.spu1000-5

Subtest Descriptions	II.spu1000-5
Service Processor Self-Test Error Reporting	II.spu1000-7
Subtest 1, CPU1	II.spu1000-7
Subtest 2, ROM	II.spu1000-8
Subtest 3, CPU2	II.spu1000-8
Subtest 4, RAM1	II.spu1000-9
Subtest 5, CPU3	II.spu1000-10
Subtest 6, Timer	II.spu1000-11
Subtest 7, Console	II.spu1000-12
Subtest 8, Remote	II.spu1000-12
Subtest 9, RAM2	II.spu1000-13
Subtest A, Mapper	II.spu1000-14
Subtest B, RAM3	II.spu1000-15
Subtest C, Boot Device	II.spu1000-16
Subtest D, DMAC	II.spu1000-18
Subtest E, Miscellaneous	II.spu1000-20

spu2000 Service Processor Peripheral Test

Overview	II.spu2000-1
Test Program Invocation	II.spu2000-1
User Interface	II.spu2000-1
UNIX Root RESTORE Function	II.spu2000-2
Disk/Tape Format/Test Function	II.spu2000-3
Subtest Enable	II.spu2000-5
Service Processor Hardware Utility	II.spu2000-5
Class Descriptions	II.spu2000-5
Subtest Descriptions	II.spu2000-5
Maintenance Track Subtest	II.spu2000-6
Format Subtest	II.spu2000-8
Write Subtest	II.spu2000-8
Read Subtest	II.spu2000-8
Bad Block Fix Subtest	II.spu2000-8
Random Read Subtest	II.spu2000-8
Seek Subtest	II.spu2000-9
Other Subtest Options	II.spu2000-9
Execution Time	II.spu2000-9
Error Messages	II.spu2000-9
Error Descriptions	II.spu2000-10

spu4000 Service Processor Interface Test

Overview	II.spu4000-1
Prerequisites and Required Equipment	II.spu4000-2
Test Invocation	II.spu4000-3
Configuration Menu	II.spu4000-4
Default Sequence	II.spu4000-6
Class Descriptions	II.spu4000-9
Subtest Descriptions	II.spu4000-10
Class 1 Subtests, Service Processor Registers	II.spu4000-11
Subtest 1000, Service Processor Control Register Pattern Test	II.spu4000-11
Subtest 1100, System Serial Number Validity	II.spu4000-12
Subtest 1200, Service Processor Run-Arm Circuitry	II.spu4000-12
Subtest 1300, Service Processor Real Time Clock	II.spu4000-13
Class 2 Subtests, DBUS Interface	II.spu4000-13

Subtest 2000, Service Processor Scan Loopback	II.spu4000-14
Subtests 2100-2407	II.spu4000-15
Class 3 Subtests, Board ID	II.spu4000-15
Class 4 Subtests, Scan Ring Integrity	II.spu4000-17
Class 5 Subtests, Hard Errors	II.spu4000-19
Class 6 Subtests, Soft Errors	II.spu4000-20
Class 7 Subtests, EBUS Interface	II.spu4000-21
Subtest 7000, EBUS Window RAM	II.spu4000-22
Subtest 7010, EBUS Population Map RAM	II.spu4000-22
Subtest 7100, EBUS Controller	II.spu4000-22
Subtest 7110, EBUS Population Map Verification	II.spu4000-23
Subtest 7200, EBUS Transfer Test	II.spu4000-23
Class 8 Subtests, Interrupt Bus Integrity	II.spu4000-24
Class 9 Subtests, Margin Test	II.spu4000-24
Subtest 9010, Check Service Processor - SCM / ESM BUS	II.spu4000-25
Subtest 9020, Check Local and Remote	II.spu4000-25
Subtests 9100-9155	II.spu4000-25
Subtests 9200-9206	II.spu4000-26
Test Error Messages	II.spu4000-26
Initialization and General Messages	II.spu4000-26
Subtest 1000 Errors	II.spu4000-26
Subtest 1100 Errors	II.spu4000-27
Subtest 1200 Errors	II.spu4000-27
Subtest 1300 Errors	II.spu4000-27
Subtest 2000 Errors	II.spu4000-27
Subtests 2100-2407 and 4100-4407 Errors	II.spu4000-28
Subtests 3100-3407 Errors	II.spu4000-29
Subtests 5100-5360 & 6103-6360 Errors	II.spu4000-30
Subtest 7000 Errors	II.spu4000-31
Subtest 7010 Errors	II.spu4000-31
Subtest 7100 Errors	II.spu4000-32
Subtest 7110 Errors	II.spu4000-32
Subtest 7200 Errors	II.spu4000-32
Subtests 8000-8010 Errors	II.spu4000-33
Class 9 Subtest Errors	II.spu4000-34
Subtest 9010 Errors	II.spu4000-35
Subtest 9020 Errors	II.spu4000-35
Subtests 9100-9155 Errors	II.spu4000-36
Subtest 9200-9206 Errors	II.spu4000-36
SPU UNIX Error Messages	II.spu4000-37

pia4000 PIA Functional Test

Overview	II.pia4000-1
Prerequisites and Required Equipment	II.pia4000-3
Test Invocation	II.pia4000-3
Class Description	II.pia4000-4
Subtest Descriptions	II.pia4000-6
Subtest 50, PBUS Integrity Test	II.pia4000-6
Subtest 52, LPIA Freeze on Error Test	II.pia4000-6
Subtest 53, Reset/Align of Scan OK Bits	II.pia4000-6
Subtest 54, PIA/CCU Scan OK Sequence Test (Single Clock)	II.pia4000-6
Subtest 55, PIA/CCU Scan OK Sequence Test (Multi-Clock)	II.pia4000-6
Subtest 100, PBUS Parity Checker Test	II.pia4000-7

Subtest 101, EBUS Parity Checker Test	II.pia4000-7
Subtest 150, Read Queue Register File Test	II.pia4000-7
Subtest 200, Read Queue Fill/Empty Logic Test	II.pia4000-7
Subtest 250, Write Control Queue Pattern Test	II.pia4000-7
Subtest 300, Write Control Queue Fill/Empty Logic Test	II.pia4000-7
Subtest 350, PCM RAM Test	II.pia4000-8
Subtest 400, NPM Edge Test	II.pia4000-8
Subtest 451, Bad PBUS Header Detection Test	II.pia4000-8
Subtest 550, Interrupt Arbiter State Machine Test	II.pia4000-8
Subtest 600, Forced PBUS Cycle Test	II.pia4000-8
Subtest 650, SP2-EBUS Arbitration Test	II.pia4000-8
Subtest Error Descriptions	II.pia4000-9
Subtest 50 Errors	II.pia4000-9
Subtest 52 Errors	II.pia4000-9
Subtest 53 Errors	II.pia4000-10
Subtest 54 Errors	II.pia4000-10
Subtest 55 Errors	II.pia4000-10
Subtest 100 Errors	II.pia4000-11
Subtest 101 Errors	II.pia4000-11
Subtest 150 Errors	II.pia4000-11
Subtest 200 Errors	II.pia4000-12
Subtest 250 Errors	II.pia4000-14
Subtest 300 Errors	II.pia4000-14
Subtest 350 Errors	II.pia4000-17
Subtest 400 Errors	II.pia4000-18
Subtest 451 Errors	II.pia4000-19
Subtest 550 Errors	II.pia4000-20
Subtest 600 Errors	II.pia4000-21
Subtest 650 Errors	II.pia4000-21
SPU UNIX Error Messages	II.pia4000-22

pi2_4000 PI2 Functional Test

Overview	II.pi2_4000-1
Prerequisites and Required Equipment	II.pi2_4000-3
Test Invocation	II.pi2_4000-3
Test Parameter Menu	II.pi2_4000-5
Prompt Explanations	II.pi2_4000-5
Class Description	II.pi2_4000-6
Subtest Descriptions	II.pi2_4000-8
Subtest 100, Clock Alignment Test	II.pi2_4000-8
Subtest 150, Clock State Machine Test	II.pi2_4000-8
Subtest 200, PBUS Integrity Test	II.pi2_4000-8
Subtest 250, Log Ring Lock-on-Error Test	II.pi2_4000-9
Subtest 300, PBUS Parity Checker Test	II.pi2_4000-9
Subtest 350, PBUS Arbitration Test	II.pi2_4000-9
Subtest 400, PBUS Illegal Header Test	II.pi2_4000-9
Subtest 450, Memory Base Pointer (MBP) Read Test	II.pi2_4000-9
Subtest 500, PCM RAM Test	II.pi2_4000-9
Subtest 550, Write/Control Queue RAM Test	II.pi2_4000-10
Subtest 600, Write Transfer Test	II.pi2_4000-10
Subtest 650, Arbitration Queue RAM Test	II.pi2_4000-10
Subtest 700, Return Queue RAM Test:	II.pi2_4000-10
Subtest 750, EBUS Parity Checker Test	II.pi2_4000-10

Subtest 800, Read Transfer Test	II.pi2_4000-11
Subtest 850, Test and Modify (TAM) Transfer Test	II.pi2_4000-11
Subtest 900, Memory Test	II.pi2_4000-11
Subtest 950, Hard Error Test	II.pi2_4000-11
Subtest 1000, Non-present Memory (NPM) Test	II.pi2_4000-11
Subtest 1050, Write Data Parity Error Test	II.pi2_4000-12
Subtest 1150, Interrupt Function Test	II.pi2_4000-12
Modes of Operation and Source Files	II.pi2_4000-12
Scan Language Test Modification	II.pi2_4000-12
<i>pi2_4000</i> Specific Error Messages	II.pi2_4000-12
Subtest 300 Error Messages	II.pi2_4000-13
Subtest 350 Error Messages	II.pi2_4000-13
Subtest 400 Error Messages	II.pi2_4000-14
Subtest 450 Error Message	II.pi2_4000-14
Subtest 500 Error Messages	II.pi2_4000-14
Subtest 550 Error Messages	II.pi2_4000-15
Subtest 600 Error Message	II.pi2_4000-15
Subtest 650 Error Messages	II.pi2_4000-15
Subtest 700 Error Message	II.pi2_4000-16
Subtest 750 Error Message	II.pi2_4000-16
Subtest 800 Error Messages	II.pi2_4000-16
Subtest 850 Error messages	II.pi2_4000-16
Subtest 900 Error Messages	II.pi2_4000-17
Subtest 1150 Error Message	II.pi2_4000-18
SPU UNIX Error Messages	II.pi2_4000-18

mem4000 Memory Subsystem Test

Overview	II.mem4000-1
Prerequisites and Required Equipment	II.mem4000-2
Test Invocation	II.mem4000-3
Test Parameter Menu	II.mem4000-4
Prompt Explanations	II.mem4000-5
Default Subtest Sequence	II.mem4000-8
Class Descriptions	II.mem4000-8
Class 1 Subtests, Service Processor-Based Tests of Basic Functionality	II.mem4000-9
Subtest 10, Reset Subtest	II.mem4000-10
Subtest 20, Arbitration Win Queue	II.mem4000-10
Subtest 25, Arbitration Win Logic	II.mem4000-10
Subtest 100, Main Memory Testing by EBUS (Data=Alternating)	II.mem4000-11
Subtest 101, Main Memory Testing by EBUS (Address=Data)	II.mem4000-11
Subtest 102, Main Memory Testing by EBUS (Refresh)	II.mem4000-11
Subtest 103, Main Memory Testing by EBUS (Zones/Unaligned Addr.)	II.mem4000-11
Subtest 104, Main Memory Testing by EBUS (Address=Walk 1)	II.mem4000-11
Subtest 125, TAM via Scan Operations	II.mem4000-11
Subtest 126, TAM via EBUS Operations	II.mem4000-12
Subtest 170, ECC RAM Testing by EBUS (Data=ECC Patterns)	II.mem4000-12
Subtest 200, Crossbar Write/Read Latching	II.mem4000-12
Class 2 Subtests, Service Processor Based Subtests of ECC Functionality	II.mem4000-12
Subtest 150, Scan Testing of Normal ECC/Parity	II.mem4000-13
Subtest 151, Scan Testing of Write Parity Error Detection	II.mem4000-13
Subtest 152, Scan Testing of Single-Bit ECC Detection, Data-Bits	II.mem4000-14
Subtest 153, Scan Testing of Single-Bit ECC Detection, Check-Bits	II.mem4000-14
Subtest 154, Scan Testing of Double-Bit ECC Detection, Data-Bits	II.mem4000-14

Subtest 155, Scan Testing of Double-Bit ECC Detection, Check-Bits	II.mem4000-15
Subtest 156, Scan Testing of Single-Bit ECC Detection, Partial Writes	II.mem4000-15
Subtest 157, Scan Testing of Single-Bit ECC Detection, TAM	II.mem4000-16
Subtest 158, Scan Testing of Scrub Operation	II.mem4000-16
Subtest 160, EBUS Testing of Normal ECC Parity	II.mem4000-16
Subtest 161, EBUS Testing of Read Parity Error Detection	II.mem4000-17
Class 3 Subtests, CPU-based Subtests of Basic Functionality	II.mem4000-17
Subtest 300, Main Memory Testing by CPU (Data=Alternating)	II.mem4000-18
Subtest 301, Main Memory Testing by CPU (Data=Switching)	II.mem4000-18
Subtest 302, Main Memory Testing by CPU (Address=Data)	II.mem4000-18
Subtest 303, Main Memory Testing by CPU (Refresh)	II.mem4000-19
Subtest 350, CPU Testing of Memory Bank Independence	II.mem4000-19
Subtest 370, ECC RAM Testing by CPU (Data=ECC Patterns)	II.mem4000-19
Subtests 500-505, Memory Addressing Subtests	II.mem4000-19
Class 4 Subtests, CPU-based Tests of ECC Functionality	II.mem4000-19
Subtest 400, CPU Testing of Normal ECC/Parity	II.mem4000-20
Subtest 401, CPU Testing of Parity Error Detection	II.mem4000-20
Subtest 402, CPU Testing of Single-Bit ECC Detection	II.mem4000-20
Subtest 403, CPU Testing of Double-Bit ECC Detection	II.mem4000-20
Test Error Messages	II.mem4000-21
SPU UNIX Error Messages	II.mem4000-22

cpx4000 CPX Functional Test

Overview	II.cpx4000-1
Prerequisites and Required Equipment	II.cpx4000-2
Test Invocation	II.cpx4000-3
Test Parameter Menu	II.cpx4000-3
Default Sequence	II.cpx4000-3
Class Descriptions	II.cpx4000-4
Subtest Descriptions	II.cpx4000-4
Subtest 100, Reset Test	II.cpx4000-5
Subtest 105, Arbitration Win Logic	II.cpx4000-5
Subtest 125, Low Level Error Processing	II.cpx4000-6
Subtest 130, Crossbar Data Parity (8 LSB)	II.cpx4000-6
Subtest 135, Crossbar Data Parity (8 MSB)	II.cpx4000-6
Subtest 140, Timer and PCM Hard Errors	II.cpx4000-6
Subtest 155, Bad Bank Select Hard Error	II.cpx4000-6
Subtest 160, Processor Soft Errors	II.cpx4000-6
Subtest 161, CU Soft Errors	II.cpx4000-7
Subtest 165, Illegal I/O Address at Low Level Logic	II.cpx4000-7
Subtest 170, Illegal I/O Address at Timers	II.cpx4000-7
Subtest 175, Illegal I/O Address at PCM	II.cpx4000-7
Subtest 180, Overall I/O Address Test	II.cpx4000-7
Subtest 181, Address and Data Trapping Test	II.cpx4000-7
Subtest 185, Invalid PCM Reference	II.cpx4000-8
Subtest 195, Communication Register Parity Error	II.cpx4000-8
Subtest 200, High Level Bad Bank Select Hard Error	II.cpx4000-8
Subtest 205, Nonexhaustive PCM Pattern Test	II.cpx4000-8
Subtest 206, Exhaustive PCM Pattern Test	II.cpx4000-9
Subtests 210 & 212, General Multiple and Individual Bank R&M Bits	II.cpx4000-9
Subtests 211 & 213, Specific Multiple & Individual Bank R&M Bits	II.cpx4000-9
Subtest 215, Communication Register Pattern Test	II.cpx4000-10
Subtest 217, Communication Register Functionality Test	II.cpx4000-10

Subtest 220, TOC Functionality Test	II.cpx4000-11
Subtest 225, PIT Functionality Test	II.cpx4000-11
Test Error Messages	II.cpx4000-11
Subtest 100 Errors	II.cpx4000-11
Subtest 105 Errors	II.cpx4000-12
Subtest 125 Errors	II.cpx4000-12
Subtest 130 Errors	II.cpx4000-12
Subtest 135 Errors	II.cpx4000-13
Subtest 140 Errors	II.cpx4000-13
Subtest 155 Errors	II.cpx4000-14
Subtest 160 Errors	II.cpx4000-14
Subtest 161 Errors	II.cpx4000-15
Subtest 165 Errors	II.cpx4000-16
Subtest 170 Errors	II.cpx4000-17
Subtest 175 Errors	II.cpx4000-17
Subtest 180 Errors	II.cpx4000-17
Subtest 181 Errors	II.cpx4000-18
Subtest 185 Errors	II.cpx4000-18
Subtest 195 Errors	II.cpx4000-19
Subtest 200 Errors	II.cpx4000-20
Subtest 205 Errors	II.cpx4000-20
Subtest 206 Errors	II.cpx4000-21
Subtest 210, 211, 212, and 213 Errors	II.cpx4000-22
Subtest 215 Errors	II.cpx4000-24
Subtest 217 Errors	II.cpx4000-25
Subtest 220 Errors	II.cpx4000-27
Subtest 225 Errors	II.cpx4000-28
SPU UNIX Error Messages	II.cpx4000-30

cpu4010 Referenced and Modified Bits

Overview	II.cpu4010-1
Prerequisites and Required Equipment	II.cpu4010-2
Test Invocation	II.cpu4010-2
Typical Test Sequence	II.cpu4010-3
Test Parameter Menu	II.cpu4010-4
Prompt Explanations	II.cpu4010-5
Hardware Initialization Sequence	II.cpu4010-6
Class Descriptions	II.cpu4010-7
Class 1 Subtests	II.cpu4010-8
Class 2 Subtests	II.cpu4010-9
Class 3 Subtests	II.cpu4010-10
Class 4 Subtests	II.cpu4010-11
Class 5 Subtests	II.cpu4010-12
Class 6 Subtests	II.cpu4010-13
Class 7 Subtests	II.cpu4010-14
Class 8 Subtests	II.cpu4010-15
Class 9 Subtests	II.cpu4010-16
Class 10 Subtests	II.cpu4010-17
Class 11 Subtests	II.cpu4010-18
Test Error Messages	II.cpu4010-19
SPU UNIX Error Messages	II.cpu4010-21

cpu4030 Scalar Building Block Test

Overview	II.cpu4030-1
Prerequisites and Required Equipment	II.cpu4030-2
Test Invocation	II.cpu4030-3
Test Parameter Menu	II.cpu4030-4
Prompt Explanations	II.cpu4030-5
Hardware Initialization Sequence	II.cpu4030-7
Memory Allocation	II.cpu4030-8
Class Descriptions	II.cpu4030-8
Class 1 Subtests	II.cpu4030-8
Class 2 Subtests	II.cpu4030-13
Class 3 Subtests	II.cpu4030-15
Class 4 Subtests	II.cpu4030-16
Test Error Messages	II.cpu4030-16
SPU UNIX Error Messages	II.cpu4030-17

cpu4040 Vector Concurrency Tests

Overview	II.cpu4040-1
Prerequisites and Required Equipment	II.cpu4040-2
Test Invocation	II.cpu4040-3
Test Parameter Menu	II.cpu4040-4
Prompt Explanations	II.cpu4040-5
Hardware Initialization Sequence	II.cpu4040-10
Memory Allocation	II.cpu4040-11
<i>debugger</i> Description	II.cpu4040-12
<i>debugger</i> Commands	II.cpu4040-12
Data Type and Register Operands	II.cpu4040-12
<i>debugger</i> Command Descriptions	II.cpu4040-13
Compare Vector Registers	II.cpu4040-13
Display Memory	II.cpu4040-13
Display Failing Instructions	II.cpu4040-13
Loop On Failing Instructions	II.cpu4040-14
Quit	II.cpu4040-14
Display Registers	II.cpu4040-14
Stop looping	II.cpu4040-14
Class Descriptions	II.cpu4040-15
Class 1 Subtests	II.cpu4040-15
Test Method	II.cpu4040-15
Instruction Permutations	II.cpu4040-17
Nonchaining Instructions	II.cpu4040-18
Chaining Instructions	II.cpu4040-19
Test Error Messages	II.cpu4040-19
SPU UNIX Error Messages	II.cpu4040-19

cpu4041 Vector Instruction Tests

Overview	II.cpu4041-1
Prerequisites and Required Equipment	II.cpu4041-2
Test Invocation	II.cpu4041-2
Test Parameter Menu	II.cpu4041-3
Prompt Explanations	II.cpu4041-4
Hardware Initialization Sequence	II.cpu4041-7
Memory Allocation	II.cpu4041-8
Class Descriptions	II.cpu4041-9

Class 1 Subtests	II.cpu4041-10
Class 2 Subtests	II.cpu4041-11
Class 3 Subtests	II.cpu4041-19
Class 4 Subtests	II.cpu4041-22
Test Error Messages	II.cpu4041-23
SPU UNIX Error Messages	II.cpu4041-23
 cpu4131 Privileged Instructions and Architectural Features	
Overview	II.cpu4131-1
Prerequisites and Required Equipment	II.cpu4131-2
Test Invocation	II.cpu4131-3
Test Parameter Menu	II.cpu4131-4
Prompt Explanations	II.cpu4131-5
Hardware Initialization Sequence	II.cpu4131-7
Memory Allocation	II.cpu4131-8
Class Descriptions	II.cpu4131-9
Class 1 Subtests	II.cpu4131-9
Class 2 Subtests	II.cpu4131-10
Class 3 Subtests	II.cpu4131-11
Class 4 Subtests	II.cpu4131-13
Test Error Messages	II.cpu4131-13
SPU UNIX Error Messages	II.cpu4131-13
 cpu4231 C200 Series Privileged Instruction & Architectural Features	
Overview	II.cpu4231-1
Prerequisites and Required Equipment	II.cpu4231-2
Test Invocation	II.cpu4231-2
Test Parameter Menu	II.cpu4231-3
Prompt Explanations	II.cpu4231-4
Hardware Initialization Sequence	II.cpu4231-6
Memory Allocation	II.cpu4231-7
Class Descriptions	II.cpu4231-8
Class 1 Subtests	II.cpu4231-8
Class 2 Subtests	II.cpu4231-10
Class 3 Subtests	II.cpu4231-11
Class 4 Subtests	II.cpu4231-13
Test Error Messages	II.cpu4231-14
SPU UNIX Error Messages	II.cpu4231-14
 cpu4232 Enhanced, Non-vector, Uni-processor Instruction Tests	
Overview	II.cpu4232-1
Prerequisites and Required Equipment	II.cpu4232-2
Test Invocation	II.cpu4232-3
Test Parameter Menu	II.cpu4232-5
Prompt Explanations	II.cpu4232-5
Hardware Initialization Sequence	II.cpu4232-8
Memory Allocation	II.cpu4232-8
Class Descriptions	II.cpu4232-9
Class 1 Subtests	II.cpu4232-10
Class 2 Subtests	II.cpu4232-11
Class 3 Subtests	II.cpu4232-12
Class 4 Subtests	II.cpu4232-14
Class 5 Subtests	II.cpu4232-15

Test Error Messages	II.cpu4232-16
SPU UNIX Error Messages	II.cpu4232-16

cpu4233 Multiprocessor Diagnostics

Overview	II.cpu4233-1
Prerequisites and Required Equipment	II.cpu4233-2
Test Invocation	II.cpu4233-2
Test Parameter Menu	II.cpu4233-4
Prompt Explanations	II.cpu4233-5
Hardware Initialization Sequence	II.cpu4233-6
Memory Allocation	II.cpu4233-7
Class Descriptions	II.cpu4233-8
Subtests	II.cpu4233-9
Test Error Messages	II.cpu4233-20
SPU UNIX Error Messages	II.cpu4233-21

cpu4241 Enhanced Vector Instruction Tests

Overview	II.cpu4241-1
Prerequisites and Required Equipment	II.cpu4241-2
Test Invocation	II.cpu4241-2
Test Parameter Menu	II.cpu4241-3
Prompt Explanations	II.cpu4241-4
Hardware Initialization Sequence	II.cpu4241-7
Memory Allocation	II.cpu4241-8
Class Descriptions	II.cpu4241-8
Class 1 Subtests	II.cpu4241-9
Class 2 Subtests	II.cpu4241-10
Class 3 Subtests	II.cpu4241-32
Class 4 Subtests	II.cpu4241-40
Test Error Messages	II.cpu4241-44
SPU UNIX Error Messages	II.cpu4241-44

Appendixes**A CPU-Based Error Messages**

A.1 Overview	II.A-1
A.2 Notational Conventions Within This Appendix	II.A-1
A.3 Error Message Format	II.A-1
A.4 CPU Test Error Messages	II.A-2
A.5 Errno Message Information	II.A-12

B SPU UNIX Error Messages

B.1 Overview	II.B-1
B.2 SPU UNIX Messages	II.B-1

C Register Dump Display Screen

C.1 Overview	II.C-1
--------------------	--------

D Opcodes Sorted By Name

D.1 Overview	II.D-1
D.2 CPU Instruction Glossary	II.D-1

E Glossary

E.1 Overview	II.E-1
E.2 Terms	II.E-1
F Problem Reporting	
F.1 Overview	II.F-1
F.2 Information Required to Report a Problem	II.F-1

List of Tables

1-1 Hierarchical Software Structure	II.1-4
1-2 Switch Settings in the <i>preset</i> Mode	II.1-7
1-3 <i>debug</i> Commands	II.1-8
1-4 Available Diagnostic Utility Commands	II.1-10
1-5 Suggested Order of Test Execution	II.1-14
1-6 Test Program Categories	II.1-16
1-7 Test Program Types	II.1-16
1-8 Test Program Device Types	II.1-17
1-9 Example Test Program Names	II.1-18
1-10 Test Program Name Assignments	II.1-19
2-1 <i>dshell</i> Commands	II.2-2
2-2 Interactive Scan Commands	II.2-4
spu1000-1 Subtest Descriptions	II.spu1000-6
spu1000-2 CPU1 Error Codes	II.spu1000-8
spu1000-3 ROM Error Codes	II.spu1000-8
spu1000-4 CPU2 Error Codes	II.spu1000-9
spu1000-5 RAM1 Error Codes	II.spu1000-10
spu1000-6 CPU3 Error Codes	II.spu1000-11
spu1000-7 Timer Error Test	II.spu1000-12
spu1000-8 Console Error Test	II.spu1000-12
spu1000-9 Remote Error Codes	II.spu1000-13
spu1000-10 RAM2 Error Codes	II.spu1000-14
spu1000-11 Mapper Error Codes	II.spu1000-15
spu1000-12 RAM3 Error Codes	II.spu1000-16
spu1000-13 Boot Device Error Codes	II.spu1000-16
spu1000-14 Subtest Generated Error Codes	II.spu1000-17
spu1000-15 Controller Generated Error Codes	II.spu1000-18
spu1000-16 DMAC Error Codes	II.spu1000-20
spu1000-17 Miscellaneous Registers	II.spu1000-20
spu1000-18 Miscellaneous Error Codes	II.spu1000-21
spu2000-1 Service Processor Disk/Tape Format Defaults	II.spu2000-4
spu2000-2 Test Execution Time	II.spu2000-9
spu4000-1 CPU FRU Configuration Terms	II.spu4000-8
spu4000-2 Memory and I/O FRU Configuration Terms	II.spu4000-9
spu4000-3 Service Processor Interface Test Classes	II.spu4000-10
spu4000-4 Class 1 Subtests	II.spu4000-11
spu4000-5 Registers Tested by Subtest 1000	II.spu4000-12
spu4000-6 Class 2 Service Processor and CPU FRU Subtests	II.spu4000-13
spu4000-7 Class 2 Memory and I/O FRU Subtests	II.spu4000-14
spu4000-8 Class 3 CPU FRU Subtests	II.spu4000-16
spu4000-9 Class 3 Memory and I/O FRU Subtests	II.spu4000-17
spu4000-10 Class 4 CPU FRU Subtests	II.spu4000-18
spu4000-11 Class 4 Memory and I/O FRU Subtests	II.spu4000-19
spu4000-12 Class 5 Subtests	II.spu4000-20

spu4000-13 Class 6 Subtests	II.spu4000-21
spu4000-14 Class 7 Subtests	II.spu4000-22
spu4000-15 Class 8 Subtests	II.spu4000-24
spu4000-16 Class 9 Subtests	II.spu4000-25
pia4000-1 Required Functional Boards	II.pia4000-3
pia4000-2 PIA Functional Subtests	II.pia4000-5
pi2_4000-1 Required Functional Boards	II.pi2_4000-3
pi2_4000-2 PI2 Functional Subtests	II.pi2_4000-7
mem4000-1 Required Functional Boards	II.mem4000-2
mem4000-2 Slot Mask Descriptions	II.mem4000-7
mem4000-3 Class 1 Subtests	II.mem4000-10
mem4000-4 Class 2 Subtests	II.mem4000-13
mem4000-5 Class 3 Subtests	II.mem4000-18
mem4000-6 Class 4 Subtests	II.mem4000-20
cpx4000-1 Required Functional Boards	II.cpx4000-2
cpx4000-2 cpx4000 Subtests	II.cpx4000-5
cpx4000-3 Subtest 217 - Communication Register Operations	II.cpx4000-27
cpu4010-1 Required Functional Boards	II.cpu4010-2
cpu4010-2 Subtest Execution Times	II.cpu4010-4
cpu4010-3 Class 1 Subtests	II.cpu4010-8
cpu4010-4 Class 2 Subtests	II.cpu4010-9
cpu4010-5 Class 3 Subtests	II.cpu4010-10
cpu4010-6 Class 4 Subtests	II.cpu4010-11
cpu4010-7 Class 5 Subtests	II.cpu4010-12
cpu4010-8 Class 6 Subtests	II.cpu4010-13
cpu4010-9 Class 7 Subtests	II.cpu4010-14
cpu4010-10 Class 8 Subtests	II.cpu4010-15
cpu4010-11 Class 9 Subtests	II.cpu4010-16
cpu4010-12 Class 10 Subtests	II.cpu4010-17
cpu4010-13 Class 11 Subtests	II.cpu4010-18
cpu4030-1 Required Functional Boards	II.cpu4030-2
cpu4030-2 Class 1 Subtests	II.cpu4030-10
cpu4030-3 Class 2 Subtests	II.cpu4030-13
cpu4030-4 Class 3 Subtests	II.cpu4030-15
cpu4030-5 Class 4 Subtests	II.cpu4030-16
cpu4040-1 Required Functional Boards	II.cpu4040-2
cpu4040-2 <i>debugger</i> Commands	II.cpu4040-12
cpu4040-3 Data Type and Register Operands	II.cpu4040-12
cpu4040-4 Class 1 Subtests	II.cpu4040-15
cpu4040-5 Vector Instruction Groups	II.cpu4040-16
cpu4041-1 Required Functional Boards	II.cpu4041-2
cpu4041-2 Class 1 Subtests	II.cpu4041-10
cpu4041-3 Class 2 Subtests	II.cpu4041-11
cpu4041-4 Class 3 Subtests	II.cpu4041-19
cpu4041-5 Class 4 Subtests	II.cpu4041-22
cpu4131-1 Required Functional Boards	II.cpu4131-3
cpu4131-2 Class 1 Subtests	II.cpu4131-9
cpu4131-3 Class 2 Subtests	II.cpu4131-10
cpu4131-4 Class 3 Subtests	II.cpu4131-11
cpu4131-5 Class 3 Subtests (continued)	II.cpu4131-12
cpu4131-6 Class 4 Subtests	II.cpu4131-13
cpu4231-1 Required Functional Boards	II.cpu4231-2
cpu4231-2 Class 1 Subtests	II.cpu4231-9

cpu4231-3 Class 2 Subtests	II.cpu4231-10
cpu4231-4 Class 3 Subtests	II.cpu4231-11
cpu4231-5 Class 4 Subtests	II.cpu4231-13
cpu4232-1 Required Functional Boards	II.cpu4232-3
cpu4232-2 Class 1 Subtests	II.cpu4232-10
cpu4232-3 Class 2 Subtests	II.cpu4232-11
cpu4232-4 Class 3 Subtests	II.cpu4232-13
cpu4232-5 Class 4 Subtests	II.cpu4232-14
cpu4232-6 Class 5 Subtests	II.cpu4232-15
cpu4233-1 Required Functional Boards	II.cpu4233-2
cpu4233-2 Class Descriptions	II.cpu4233-8
cpu4233-3 Subtests	II.cpu4233-10
cpu4241-1 Required Functional Boards	II.cpu4241-2
cpu4241-2 Class 1 Subtests	II.cpu4241-9
cpu4241-3 Class 2 Subtests	II.cpu4241-11
cpu4241-4 Class 3 Subtests	II.cpu4241-32
cpu4241-5 Class 4 Subtests	II.cpu4241-40
A-1 ACCESS_TYPE Code Definitions	II.A-11
A-2 68000_ERROR_CODES	II.A-11
A-3 OPTIONAL_ERROR_SUBCODES	II.A-11
A-4 errno Explanations	II.A-13
C-1 Register Definitions	II.C-2

List of Figures

1-1 Basic Hardware Features	II.1-2
1-2 Soft Front Panel Display, Example	II.1-5
1-3 Soft Memory Error Log Layout	II.1-12
1-4 Sample <i>/mnt/errlog</i> Layout	II.1-13
1-5 Directory Structure	II.1-21
1-6 Service Processor File Systems, Error Screen	II.1-23
1-7 Messages After Invoking <i>fsck</i>	II.1-24
1-8 Disk Restored Messages, After Removing Corrupted File	II.1-24
2-1 Syntax Help for the <i>loop</i> Command	II.2-3
spu1000-1 Functional Areas Tested by <i>spu1000</i>	II.spu1000-2
spu1000-2 Soft Front Panel Selection	II.spu1000-3
spu1000-3 Soft Front Panel Help Screen	II.spu1000-4
spu2000-1 Peripheral Test Selection	II.spu2000-2
spu2000-2 UNIX Root RESTORE Function Display	II.spu2000-2
spu2000-3 Disk/Tape Format/Test Function Display	II.spu2000-3
spu2000-4 SPU Winchester Disk Parameters Display	II.spu2000-4
spu2000-5 Service Processor Peripheral Test Prompts	II.spu2000-5
spu2000-6 Maintenance Track Data Display	II.spu2000-7
spu2000-7 Changing Maintenance Track Data	II.spu2000-7
spu4000-1 Functional Areas Tested by <i>spu4000</i>	II.spu4000-2
spu4000-2 Test Invocation Sequence	II.spu4000-3
spu4000-3 Sample Configuration Menu	II.spu4000-5
spu4000-4 Sample Invocation and Default Sequence	II.spu4000-7
pia4000-1 Functional Areas Tested by <i>pia4000</i>	II.pia4000-2
pia4000-2 Test Invocation Sequence	II.pia4000-4
pi2_4000-1 Functional Areas Tested by <i>pi2_4000</i>	II.pi2_4000-2
pi2_4000-2 Test Invocation Sequence	II.pi2_4000-4
pi2_4000-3 Test Parameter Menu	II.pi2_4000-5

mem4000-1	Functional Areas Tested by mem4000	II.mem4000-2
mem4000-2	Test Invocation Sequence	II.mem4000-4
mem4000-3	Test Parameter Menu	II.mem4000-5
mem4000-4	Sample Test Parameter Summary	II.mem4000-8
mem4000-5	Sample Test Error Message Format	II.mem4000-21
cpx4000-1	Functional Areas Tested by <i>cpx4000</i>	II.cpx4000-2
cpx4000-2	Test Invocation Sequence	II.cpx4000-3
cpu4010-1	Functional Areas Tested by <i>cpu4010</i>	II.cpu4010-1
cpu4010-2	Test Invocation Sequence	II.cpu4010-3
cpu4010-3	Test Parameter Menu	II.cpu4010-5
cpu4010-4	Sample Test Parameter Summary	II.cpu4010-6
cpu4030-1	Functional Areas Tested by <i>cpu4030</i>	II.cpu4030-2
cpu4030-2	Test Invocation Sequence	II.cpu4030-3
cpu4030-3	<i>cpu4030</i> Test Parameter Menu	II.cpu4030-4
cpu4030-4	Sample Test Parameter Summary	II.cpu4030-7
cpu4030-5	Current Memory Allocation Screen	II.cpu4030-8
cpu4040-1	Functional Areas Tested by <i>cpu4040</i>	II.cpu4040-1
cpu4040-2	Test Invocation Sequence	II.cpu4040-3
cpu4040-3	Test Parameter Menu	II.cpu4040-5
cpu4040-4	Sample Test Parameter Summary	II.cpu4040-10
cpu4040-5	Current Memory Allocation Screen	II.cpu4040-11
cpu4041-1	Functional Areas Tested by <i>cpu4041</i>	II.cpu4041-1
cpu4041-2	Test Invocation Sequence	II.cpu4041-3
cpu4041-3	<i>cpu4041</i> Test Parameter Menu	II.cpu4041-4
cpu4041-4	Sample Test Parameter Summary	II.cpu4041-7
cpu4041-5	Current Memory Allocation Screen	II.cpu4041-8
cpu4131-1	Functional Areas Tested by <i>cpu4131</i>	II.cpu4131-2
cpu4131-2	Test Invocation Sequence	II.cpu4131-4
cpu4131-3	Test Parameter Menu	II.cpu4131-5
cpu4131-4	Sample Test Parameter Summary	II.cpu4131-7
cpu4131-5	Current Memory Allocation Screen	II.cpu4131-8
cpu4231-1	Functional Areas Tested by <i>cpu4231</i>	II.cpu4231-1
cpu4231-2	Test Invocation Sequence	II.cpu4231-3
cpu4231-3	Test Parameter Menu	II.cpu4231-4
cpu4231-4	Sample Test Parameter Summary	II.cpu4231-6
cpu4231-5	Current Memory Allocation Screen	II.cpu4231-8
cpu4232-1	Functional Areas Tested by <i>cpu4232</i>	II.cpu4232-2
cpu4232-2	Test Invocation Sequence	II.cpu4232-4
cpu4232-3	<i>cpu4232</i> Test Parameter Menu	II.cpu4232-5
cpu4232-4	Sample Test Parameter Summary	II.cpu4232-7
cpu4232-5	Current Memory Allocation Screen	II.cpu4232-9
cpu4233-1	Functional Areas Tested by <i>cpu4233</i>	II.cpu4233-1
cpu4233-2	Test Invocation Sequence	II.cpu4233-3
cpu4233-3	Test Parameter Menu	II.cpu4233-4
cpu4233-4	Sample Test Parameter Summary	II.cpu4233-6
cpu4233-5	Current Memory Allocation Screen	II.cpu4233-8
cpu4241-1	Functional Areas Tested by <i>cpu4241</i>	II.cpu4241-1
cpu4241-2	Test Invocation Sequence	II.cpu4241-3
cpu4241-3	<i>cpu4241</i> Test Parameter Menu	II.cpu4241-4
cpu4241-4	Sample Test Parameter Summary	II.cpu4241-7
cpu4241-5	Memory Allocation Screen	II.cpu4241-8
F-1	Sample <i>contact</i> Session	II.F-3

Volume III

1 Diagnostics Environment

1.1 Overview	III.1-1
1.1.1 Test Program Naming Conventions	III.1-1
1.1.1.1 Test Program Categories	III.1-1
1.1.1.2 Test Program Types	III.1-2
1.1.1.3 Test Program Device Types	III.1-2
1.1.1.4 Examples of Test Program Names	III.1-3
1.1.1.5 Current PBUS I/O System Test Program Name Assignments	III.1-4

2 EGOS Overview

2.1 Overview	III.2-1
2.2 Purpose of EGOS for Diagnostic Testing	III.2-1
2.3 EGOS for the Multibus Interface	III.2-1
2.4 EGOS for HSP Interface, HSP EGOS	III.2-1
2.5 EGOS for VME Interface, VIOP EGOS	III.2-2
2.6 EGOS Position in the Environment	III.2-2

3 Dshell Overview

3.1 Overview	III.3-1
3.2 Diagnostic Shell (<i>dshell</i>) Overview	III.3-1
3.3 Syntax Help for <i>dshell</i> Commands	III.3-3

io4000 Multibus I/O Subsystem Test

Overview	III.io4000-1
Prerequisites and Required Equipment	III.io4000-1
Test Invocation	III.io4000-2
Test Parameter Menu	III.io4000-3
Prompt Explanations	III.io4000-4
Hardware Initialization Sequence	III.io4000-5
Class Descriptions	III.io4000-5
Class 1 Subtests	III.io4000-5
Subtest 100, IOP Reset	III.io4000-6
Subtest 101, IOP Self-test	III.io4000-7
Subtest 102, IOP Initialization Command	III.io4000-8
Subtest 103, IOP Boot Command	III.io4000-8
Class 2 Subtests	III.io4000-9
Subtest 200, PBUS Interrupt	III.io4000-9
Subtest 201, PBUS Test-and-set	III.io4000-10
Subtest 202, IOP Memory Access	III.io4000-10
Class 3 Subtests	III.io4000-10
Subtest 300, IOP Cache Accelerate Read	III.io4000-11
Subtest 301, IOP Cache Accelerate Write	III.io4000-12
Subtest 302, IOP Cache Bypass Read	III.io4000-12
Subtest 303, IOP Cache Bypass Write	III.io4000-12
Class 6 Subtests	III.io4000-12
Subtest 600, Multibus Voltages	III.io4000-13

io4120 Multibus HSP/HIA Subsystem Test

Overview	III.io4120-1
Prerequisites and Required Equipment	III.io4120-1

Test Invocation	III.io4120-2
Test Parameter Menu	III.io4120-3
Prompt Explanations	III.io4120-4
Hardware Initialization Sequence	III.io4120-6
Class Descriptions	III.io4120-6
Class 1 Subtests	III.io4120-7
Subtest 100, HSP Reset	III.io4120-7
Subtest 101, HSP Self-test	III.io4120-7
Subtest 102, HSP Memory Initialization	III.io4120-9
Subtest 103, HSP Boot	III.io4120-10
Class 2 Subtests	III.io4120-10
Subtest 210, PBUS Interrupt	III.io4120-11
Subtest 220, PBUS Test-and-set	III.io4120-12
Subtest 230, ATU Memory Pattern	III.io4120-12
Subtest 231, CSR Memory Pattern	III.io4120-12
Subtest 232, Output Bus	III.io4120-12
Subtest 233, Device Buffer Memory Pattern	III.io4120-12
Subtest 240, ATU Physical Address Mode Header	III.io4120-12
Subtest 241, ATU Virtual Address Mode Header	III.io4120-13
Subtest 250, ATU Virtual Address Translation	III.io4120-13
Subtest 251, ATU Memory Parity Error Detection	III.io4120-13
Subtest 252, ATU <i>pte</i> Error Detection	III.io4120-13
Subtest 270, Status Register Verification	III.io4120-14
Subtest 280, Line Clock Interrupt	III.io4120-14
Class 4 Subtests	III.io4120-14
Subtest 4100, HIA Reset	III.io4120-15
Subtest 4101, HIA Voltage	III.io4120-16
Subtests 4110 - 4113, Register Access	III.io4120-16
Subtest 4120, Illegal Register Request	III.io4120-16
Subtest 4130, Register Access Parity Error	III.io4120-16
Subtest 4140, HIA Channel Interrupt	III.io4120-17
Subtests 4180 - 4183, Synchronous Data Transfers with Physical Addresses	III.io4120-17
Subtest 4184, Partial Longword Transfers	III.io4120-17
Subtests 4190 - 4199, Virtual Address Read and Write	III.io4120-17
Subtest 4200, HSP/HIA Clock Selection	III.io4120-17
Subtest 4210, HSP Channel Functionality	III.io4120-18
Subtest 4220, HSP ATU Parity Error Detection	III.io4120-18
Subtest 4230, HSP I/O Access Bit Verification	III.io4120-18
Subtest 4240, ATU PBUS Error Detection	III.io4120-18
Subtest 4250, HSP Checkword Verification	III.io4120-19
Subtest 4260, No Transfer Response	III.io4120-19
Subtest 4270, Illegal Command Detection	III.io4120-19
Subtest 4280, Data Parity Error Transfer	III.io4120-19
Subtest 4990, 4991, HIA Internal Loopback	III.io4120-19
Subtest 4992, 4993, HIA External Loopback	III.io4120-19
Subtest 4994, 4995, HIA Local Slave Mode Transfers	III.io4120-20
Subtest 4999, CONVEX Register Compliance	III.io4120-20
Class 5 Subtests	III.io4120-20
Subtest 5000, User Interface Reset	III.io4120-22
Subtest 5010, FSE Ram	III.io4120-22
Subtest 5020, User Register Error	III.io4120-22
Subtest 5030, User Interrupt	III.io4120-23
Subtest 5180 - 5187, 5190 - 5197, HIA/FSE Local Transfers	III.io4120-23

Subtest 5200 - 5207, Slave Mode Transfers	III.io4120-23
Subtest 5300 - 5307, Chain Mode Transfers	III.io4120-23
Subtest 5400 - 5403, Normal Mode Transfers	III.io4120-24
Subtest 5500 - 5503, Extended Mode Transfers	III.io4120-24
Subtest 5600, Kill Channel	III.io4120-24
Subtest 5610, Data Modulation	III.io4120-24
Subtest 5620, DMA Enable Bit	III.io4120-25
Subtest 5640, Data Parity Detection	III.io4120-25
Subtest 5650, Transfer Error from HSP	III.io4120-25
Subtest 5660, User Read Parity Error Signal	III.io4120-25
Subtest 5670, Clock Selection	III.io4120-25

io5000 VMEbus I/O Processor Test

Overview	III.io5000-1
Prerequisites and Required Equipment	III.io5000-1
Test Invocation	III.io5000-1
Test Parameter Menu	III.io5000-3
Prompt Explanations	III.io5000-4
Hardware Initialization Sequence	III.io5000-4
Class Descriptions	III.io5000-4
Class 1 Subtests	III.io5000-5
Subtest 100, VIOP Reset	III.io5000-6
Subtest 101, VIOP Self-test	III.io5000-6
Subtest 102, VIOP Initialization Command	III.io5000-8
Subtest 103, VIOP Boot Command	III.io5000-8
Class 2 Subtests	III.io5000-9
Subtest 200, PBUS Communication	III.io5000-9
Subtest 220, PBUS Test-and-set	III.io5000-10
Subtest 221, PBUS Test-and-clear	III.io5000-10
Subtest 230, Line Clock Interrupt	III.io5000-10
Subtest 250, VIOP Microprocessor Clock Margin	III.io5000-10
Subtest 251, VIOP Cache Buffer Tag	III.io5000-11
Subtest 261, Parity Checker	III.io5000-11
Class 3 Subtests	III.io5000-11
Subtest 300, VIOP Cache Accelerate Read	III.io5000-12
Subtest 301, VIOP Cache Accelerate Write	III.io5000-13
Subtest 302, VIOP Cache Bypass Read	III.io5000-13
Subtest 303, VIOP Cache Bypass Write	III.io5000-13
Subtest 304, VIOP Cache Protection	III.io5000-14
Subtest 310, VIOP Cache Test of Dirty Bytes in Longwords	III.io5000-14
Subtest 311, VIOP Cache Test of Dirty Longwords in a Buffer	III.io5000-14
Subtest 312, VIOP Cache Test of Dirty Buffers in a Page	III.io5000-14
Class 4 Subtests	III.io5000-14
Subtest 400, PBUS Interrupt	III.io5000-14
Class 5 Subtests	III.io5000-15
Subtest 500, VBCU Cable Pattern	III.io5000-15
Subtest 501, VBCU Forced Interrupt	III.io5000-15
Class 6 Subtests	III.io5000-16
Subtest 600, VMEbus Voltage	III.io5000-16
Subtest 601, VME Chassis Power Supply Margin	III.io5000-16

dev4100 Multibus SMD Disk Test

Overview	III.dev4100-1
Prerequisites and Required Equipment	III.dev4100-1
Test Invocation	III.dev4100-2
Test Parameter Menu	III.dev4100-3
Prompt Explanations	III.dev4100-5
Hardware Initialization Sequence	III.dev4100-8
Class Descriptions	III.dev4100-8
Class 1 Subtests	III.dev4100-9
Subtest 100, Perform Controller Reset and Read Drive Status Command	III.dev4100-9
Subtest 101, Execute Self-test Command	III.dev4100-9
Subtest 102, Execute DMA Test Command	III.dev4100-10
Subtest 103, Perform Controller Write/Read	III.dev4100-10
Subtest 104, Verify Command Chaining	III.dev4100-10
Subtest 105, Perform NOP Command	III.dev4100-10
Subtest 106, Execute Set Drive Size and Read Drive Status Commands	III.dev4100-10
Subtest 107, Verify Format and Read Track Headers Commands	III.dev4100-10
Subtest 108, Verify Write Track Headers Command	III.dev4100-10
Subtest 109, Verify Write and Read Commands	III.dev4100-11
Subtest 110, Verify Seek Command	III.dev4100-11
Subtest 111, Perform Write and Read Header, Data, and ECC	III.dev4100-11
Subtest 112, Verify Attention Request/Acknowledge	III.dev4100-12
Subtest 113, Verify Controller Reject	III.dev4100-12
Class 2 Subtests	III.dev4100-12
Subtest 200, Verify Head Switching	III.dev4100-13
Subtest 201, Verify Sequential Track Seeks	III.dev4100-13
Subtest 202, Perform Minimum to Maximum Track Seeks	III.dev4100-13
Subtest 203, Perform Accordion Seeks	III.dev4100-13
Subtest 204, Perform Random Seeks	III.dev4100-13
Subtest 205, Verify Detect of Forced Faults	III.dev4100-13
Disk Parameters File, <i>DB_diskfmt</i> Description	III.dev4100-14
Diagnostic Cylinder Description	III.dev4100-16
Error Codes	III.dev4100-17
Error Messages	III.dev4100-18
Controller Error Messages	III.dev4100-19
Device Subtest Error Messages	III.dev4100-21
IOP Error Messages	III.dev4100-23
Device Sequencer Error Messages	III.dev4100-26

dev4110 Multibus SMD Disk Formatter, and Interactive Test

Overview	III.dev4110-1
Prerequisites and Required Equipment	III.dev4110-1
Test Invocation	III.dev4110-2
Test Parameter Menu	III.dev4110-3
Prompt Explanations	III.dev4110-6
Hardware Initialization Sequence	III.dev4110-12
Class Descriptions	III.dev4110-12
Class 1 Subtests	III.dev4110-13
Subtest 100, Input Defects Before Formatting	III.dev4110-14
Subtest 101, System Format of SMD	III.dev4110-18
Subtest 102, Initialize Diagnostic Cylinder	III.dev4110-19
Subtest 103, Verify System Format of SMD	III.dev4110-19
Subtest 104, Test Diagnostic Cylinder	III.dev4110-19

Class 2 Subtest	III.dev4110-20
Subtest 200, Interactive Test	III.dev4110-20
Interactive Test Invocation	III.dev4110-21
Interactive Test Parameter Menu	III.dev4110-21
Interactive Test Mode	III.dev4110-22
Interactive Test Commands	III.dev4110-23
Interactive Test Commands Descriptions	III.dev4110-24
Seek Between Two Selected Cylinders	III.dev4110-24
Display Bad Block Table	III.dev4110-24
Select a Drive	III.dev4110-25
Reformat One Track	III.dev4110-26
Display Header, Data, and ECC	III.dev4110-28
Display List of Commands and Arguments	III.dev4110-29
Rebuild Damaged Bad Block Table	III.dev4110-30
Pattern Test a Range of Sectors	III.dev4110-31
Restore Previously Saved Track Data	III.dev4110-32
Save One Track of Data	III.dev4110-33
Produce File of All Bad Sectors	III.dev4110-33
Display Data From Range of Sectors	III.dev4110-34
Slip One or More Sectors	III.dev4110-35
Display Current Drive and Saved Track	III.dev4110-43
Switch Between Enable and Disable of Automatic Save	III.dev4110-43
Display Sector Numbers	III.dev4110-44
Read a Range of Sectors	III.dev4110-45
Execute UNIX Command	III.dev4110-45
Enter Comments	III.dev4110-46
Disk Parameters File, <i>DB_diskfmt</i> Description	III.dev4110-46
Diagnostic Cylinder Description	III.dev4110-48
Error Codes	III.dev4110-49
Error Messages	III.dev4110-50
Special Error Messages for <i>dev4110</i>	III.dev4110-50
dev4200 Multibus STC Tape Unit Controller Test	
Overview	III.dev4200-1
Prerequisites and Required Equipment	III.dev4200-1
Test Invocation	III.dev4200-1
Test Parameter Menu	III.dev4200-3
Prompt Explanations	III.dev4200-5
Hardware Initialization Sequence	III.dev4200-8
Class Descriptions	III.dev4200-8
Class 1 Subtests	III.dev4200-9
Subtest 100, MBTC Reset Capability	III.dev4200-9
Subtest 101, MBTC Interrupt Loopback	III.dev4200-10
Subtest 102, MBTC Data Loopback	III.dev4200-10
Subtest 103, MBTC Memory Access	III.dev4200-10
Subtest 104, MBTC Command Loopback	III.dev4200-10
Subtest 105, MBTC Chain Command Loopback	III.dev4200-10
Class 2 Subtests	III.dev4200-10
Subtest 200, MBTC Drive Online	III.dev4200-10
Subtest 201, MBTC Drive Write Protect	III.dev4200-11
Subtest 202, MBTC Drive Unload	III.dev4200-11
Class 3, 4, and 5 Subtests	III.dev4200-11
Subtest n00, MBTC Write Tape Mark	III.dev4200-12

Subtest n01, MBTC File Skip Forward	III.dev4200-12
Subtest n02, MBTC File Skip Backward	III.dev4200-13
Subtest n03, MBTC Read File Marks Forward	III.dev4200-13
Subtest n04, MBTC Read File Marks Backward	III.dev4200-13
Subtest n05, MBTC Block Skip File Marks Forward	III.dev4200-13
Subtest n05, MBTC Block Skip File Marks Backward	III.dev4200-13
Subtest n10, MBTC Write Forward	III.dev4200-13
Subtest n11, MBTC Read Forward	III.dev4200-13
Subtest n12, MBTC Read Backward	III.dev4200-13
Subtest n13, MBTC Block Skip Forward	III.dev4200-14
Subtest n14, MBTC Block Skip Backward	III.dev4200-14
Subtest n20, MBTC Erase Gap	III.dev4200-14
Subtest n25, MBTC End-of-Tape Sensing	III.dev4200-14
Subtest n30, MBTC Force Parity Error	III.dev4200-14
Subtest n50, MBTC Write Files with Fixed Length Records	III.dev4200-14
Subtest n51, MBTC Read Files with Fixed Length Records	III.dev4200-15
Subtest n52, MBTC Write Files with Variable Length Records	III.dev4200-15
Subtest n53, MBTC Read Files with Variable Length Records	III.dev4200-15
Subtest n60, MBTC Write Chained Mode Data Files	III.dev4200-16
Subtest n61, MBTC Read Chained Mode Data File	III.dev4200-16
Error Messages	III.dev4200-16

dev4300 Multibus Terminal Controller Test

Overview	III.dev4300-1
Prerequisites and Required Equipment	III.dev4300-1
Test Invocation	III.dev4300-1
Test Parameter Menu	III.dev4300-3
Prompt Explanations	III.dev4300-5
Hardware Initialization Sequence	III.dev4300-7
Class Descriptions	III.dev4300-8
Class 1 Subtests	III.dev4300-8
Subtest 100, Reset and Self-test	III.dev4300-9
Subtest 101, Firmware Check	III.dev4300-9
Subtest 102, Timer	III.dev4300-9
Subtest 103, Buffer Reconfiguration	III.dev4300-10
Class 2 Subtests	III.dev4300-10
Subtest 200, Port Configuration, Internal Loopback	III.dev4300-11
Subtest 201, Input Channel Configuration, Internal Loopback	III.dev4300-12
Subtest 202, Output Channel Configuration, Internal Loopback	III.dev4300-12
Subtest 203, Input Channel Termination Mask, Internal Loopback	III.dev4300-12
Subtest 204, Modem Configuration, Internal Loopback	III.dev4300-13
Subtest 205, Single-character Input On/Off, Internal Loopback	III.dev4300-13
Subtest 206, Block Input, Internal Loopback	III.dev4300-13
Subtest 207, Block Output, Internal Loopback	III.dev4300-13
Subtest 220, Single-character Mode, All Patterns, Internal Loopback	III.dev4300-13
Subtest 221, Single-character Mode, Random Data, Internal Loopback	III.dev4300-13
Subtest 222, Block Mode, All Patterns, Internal Loopback	III.dev4300-14
Subtest 223, Block Mode, Random Data, Internal Loopback	III.dev4300-14
Subtest 224, Block Mode, Various Block Sizes, Internal Loopback	III.dev4300-14
Class 3 Subtests	III.dev4300-14
Subtest 300, Port Configuration, Physical Loopback	III.dev4300-15
Subtest 304, Modem Configuration, Physical Loopback	III.dev4300-15
Subtest 306, Block Input, Physical Loopback	III.dev4300-16

Subtest 307, Block Output, Physical Loopback	III.dev4300-16
Subtest 320, Single-character Mode, All Patterns, Physical Loopback	III.dev4300-16
Subtest 321, Single-character Mode, Random Data, Physical Loopback	III.dev4300-16
Subtest 322, Block Mode, All Patterns, Physical Loopback	III.dev4300-16
Subtest 323, Block Mode, Random Data, Physical Loopback	III.dev4300-17
Subtest 324, Block Mode, Various Block Sizes, Physical Loopback	III.dev4300-17
Subtest 330, Continuous Blk. Input, Read Buffered Data, Phys. Loopback	III.dev4300-17
Subtest 332, Command Error Code Verification, Physical Loopback	III.dev4300-17
Error Messages	III.dev4300-17
 dev4400 Multibus Line Printer Test	
Overview	III.dev4400-1
Prerequisites and Required Equipment	III.dev4400-1
Test Invocation	III.dev4400-1
Test Parameter Menu	III.dev4400-3
Prompt Explanations	III.dev4400-4
Hardware Initialization Sequence	III.dev4400-6
Class Descriptions	III.dev4400-6
Class 2 Subtests	III.dev4400-6
Subtest 200, Rapid Print Pattern	III.dev4400-7
Subtest 201, Slow Print Pattern	III.dev4400-7
Error Messages	III.dev4400-7
 dev4410 Multibus Plotter Test	
Overview	III.dev4410-1
Prerequisites and Required Equipment	III.dev4410-1
Test Invocation	III.dev4410-1
Test Parameter Menu	III.dev4410-3
Prompt Explanations	III.dev4410-5
Hardware Initialization Sequence	III.dev4410-7
Class Descriptions	III.dev4410-7
Class 1 Subtests	III.dev4410-8
Subtest 100, IKON Reset Capability	III.dev4410-9
Subtest 101, IKON Command Loopback	III.dev4410-9
Subtest 102, IKON Plotter Exception Loopback	III.dev4410-9
Subtest 103, IKON Port Selection	III.dev4410-9
Subtest 104, IKON Plotter Mode Selection	III.dev4410-9
Subtest 105, IKON Programmed Output Loopback	III.dev4410-9
Subtest 106, IKON DMA Output Loopback	III.dev4410-9
Subtest 107, IKON Data Output Interrupt Capability	III.dev4410-10
Class 2 Subtests	III.dev4410-10
Subtest 200, IKON/Versatec Status Reporting	III.dev4410-11
Subtest 201, IKON/Versatec Interrupt Reporting	III.dev4410-11
Subtest 202, IKON/Versatec FF/EOT Busy Check	III.dev4410-11
Subtest 210, IKON/Versatec Programmed Output Print	III.dev4410-11
Subtest 211, IKON/Versatec DMA Output Print	III.dev4410-12
Subtest 220, IKON/Versatec Programmed Output Plot	III.dev4410-12
Subtest 221, IKON/Versatec DMA Output Plot	III.dev4410-12
Subtest 230, IKON/Versatec Programmed Output Shared	III.dev4410-12
Subtest 231, IKON/Versatec DMA Output Shared	III.dev4410-13
Class 3 Subtests	III.dev4410-13
Subtest 300, IKON/Versatec Offline Status/Interrupt	III.dev4410-14
Subtest 301, IKON/Versatec Out-of-paper Status/Interrupt	III.dev4410-14

Error Messages	III.dev4410-14
dev4500 Multibus Ethernet Controller Test	
Overview	III.dev4500-1
Prerequisites and Required Equipment	III.dev4500-1
Test Invocation	III.dev4500-1
Test Parameter Menu	III.dev4500-3
Prompt Explanations	III.dev4500-4
Hardware Initialization Sequence	III.dev4500-6
Class Descriptions	III.dev4500-6
Class 1 Subtest	III.dev4500-6
Subtest 100, Controller to Host Access	III.dev4500-7
Class 2 Subtests	III.dev4500-7
Subtest 200, Real Physical Slot Xmit/Recv	III.dev4500-8
Subtest 201, Modified Physical Slot Xmit/Recv	III.dev4500-8
Subtest 202, Broadcast Slot Xmit/Recv	III.dev4500-8
Subtest 203, Real Physical/Broadcast Slot Xmit/Recv	III.dev4500-8
Subtest 204, Modified Physical/Broadcast Slot Xmit/Recv	III.dev4500-8
Subtest 205, Foreign Address Rejection Xmit/Recv	III.dev4500-8
Subtest 206, Scatter/Gather Operation	III.dev4500-8
Class 3 Subtest	III.dev4500-8
Subtest 300, Real Physical Slot Only Xmit/Recv	III.dev4500-9
Error Messages	III.dev4500-9
dev4510 Multibus HYPERchannel Controller Test	
Overview	III.dev4510-1
Prerequisites and Required Equipment	III.dev4510-1
Test Invocation	III.dev4510-2
Test Parameter Menu	III.dev4510-3
Prompt Explanations	III.dev4510-4
Hardware Initialization Sequence	III.dev4510-5
Class Descriptions	III.dev4510-6
Class 1 Subtests	III.dev4510-6
Subtest 100, Master Clear and ISR/ICR Register Check	III.dev4510-6
Subtest 101, Master Clear Through PCR Register	III.dev4510-7
Class 2 Subtests	III.dev4510-7
Subtest 200, Verify Programmability of ISR/ICR	III.dev4510-8
Subtest 201 Perform 16-bit Transfers	III.dev4510-8
Subtest 202, Perform DMA from Main Memory Using ICR	III.dev4510-8
Subtest 203, Perform DMA to Main Memory Using ICR	III.dev4510-8
Subtest 204, Perform DMA from Main Memory Using PCR	III.dev4510-8
Subtest 205, Perform DMA to Main Memory Using PCR	III.dev4510-8
Subtest 206, Verify DMA Transfers Without Interrupts	III.dev4510-8
Subtest 207, Verify IKON Responds to Attention Interrupt	III.dev4510-9
Troubleshooting Guide	III.dev4510-9
Interprocessor Protocol	III.dev4510-9
Error Messages	III.dev4510-9
dev4600 Multibus Emulator Controller Test	
Overview	III.dev4600-1
Prerequisites and Required Equipment	III.dev4600-1
Test Invocation	III.dev4600-2
Test Parameter Menu	III.dev4600-3

Prompt Explanations	III.dev4600-5
Hardware Initialization Sequence	III.dev4600-7
Class Descriptions	III.dev4600-7
Class 1 Subtests	III.dev4600-8
Subtest 100, Reset Capability	III.dev4600-8
Subtest 101, Programmed I/O Loopback	III.dev4600-8
Subtest 102, FCNx, STTx Status	III.dev4600-8
Subtest 103, Attention Signal/Flag	III.dev4600-8
Subtest 104, DMA Preparatory	III.dev4600-8
Subtest 105, DMA Abort Via Attention and Reset	III.dev4600-9
Subtest 106, Interrupt	III.dev4600-9
Subtest 107, DMA Output Loopback	III.dev4600-9
Subtest 108, DMA Input Loopback	III.dev4600-9
Class 2 Subtest	III.dev4600-10
Subtest 200, Data Parity	III.dev4600-10
Class 3 Subtests	III.dev4600-10
Subtest 300, DMA Output	III.dev4600-11
Subtest 301, DMA Input	III.dev4600-11
Error Messages	III.dev4600-11

dev5130 VMEbus SMD/ESDI Disk Test and Formatter

Overview	III.dev5130-1
Prerequisites and Required Equipment	III.dev5130-2
Test Invocation	III.dev5130-3
Test Parameter Menu	III.dev5130-5
Prompt Explanations	III.dev5130-8
Hardware Initialization Sequence	III.dev5130-13
Class Descriptions	III.dev5130-14
Class 1 Subtests	III.dev5130-16
Subtest 100, Controller Reset	III.dev5130-16
Subtest 101, Verify Diagnostics Commands	III.dev5130-17
Subtest 102, Verify Product Identification	III.dev5130-17
Subtest 103, Verify <i>Write Sector Buffer</i> and <i>Read Sector Buffer</i>	III.dev5130-17
Subtest 104, Verify Command Chaining	III.dev5130-17
Subtest 105, Verify <i>Initialize</i> and <i>Initialize Long</i>	III.dev5130-17
Subtest 106, Verify <i>Format Track</i> and all Combinations of Interleaves	III.dev5130-18
Subtest 107, Verify <i>Format Sector ID</i> and <i>Report Sector ID</i>	III.dev5130-18
Subtest 108, Verify <i>Write Sectors</i> and <i>Read Noncached</i>	III.dev5130-18
Subtest 109, Verify <i>Format Track with Data</i>	III.dev5130-18
Subtest 110, Verify <i>Write Long</i> and <i>Read Long</i>	III.dev5130-18
Subtest 111, Verify <i>Read Sectors</i>	III.dev5130-19
Subtest 112, Verify <i>Map Track</i> and <i>Map Sector</i>	III.dev5130-19
Subtest 113, Verify Controller Detects Bad IOPBs	III.dev5130-19
Class 2 Subtests	III.dev5130-19
Subtest 200, Verify Head Switching	III.dev5130-20
Subtest 201, Verify Sequential-Track Seeks	III.dev5130-20
Subtest 202, Perform Min-to-Max Track Seeks	III.dev5130-20
Subtest 203, Perform Accordion Seeks	III.dev5130-21
Subtest 204, Perform Random Seeks	III.dev5130-21
Subtest 205, Verify Detect of Forced Faults	III.dev5130-21
Class 3 Subtests	III.dev5130-21
Subtest 300, Format Setup	III.dev5130-22
Subtest 300, <i>change_mode</i> Command	III.dev5130-23

Subtest 300, <i>continue</i> Command	III.dev5130-24
Subtest 300, <i>cyl hd bcai len</i> and <i>cyl hd sec</i> Commands	III.dev5130-24
Subtest 300, <i>delete</i> Commands	III.dev5130-25
Subtest 300, <i>drive</i> Command	III.dev5130-26
Subtest 300, <i>file</i> Command	III.dev5130-26
Subtest 300, <i>format_options</i> Command	III.dev5130-27
Subtest 300, <i>help</i> Command	III.dev5130-28
Subtest 300, <i>list</i> Command	III.dev5130-28
Subtest 300, <i>map_track</i> Command	III.dev5130-28
Subtest 300, <i>no_flaw_map</i> and <i>no_track_flaw</i> Commands	III.dev5130-28
Subtest 300, <i>quit</i> Command	III.dev5130-29
Subtest 300, Execute UNIX Command	III.dev5130-29
Subtest 300, Enter Comments	III.dev5130-29
Subtest 301, Format and Pattern Test	III.dev5130-29
Subtest 302, Fix Flaws	III.dev5130-31
Subtest 303, Initialize Diagnostic Cylinder	III.dev5130-31
Subtest 304, Verify System Format	III.dev5130-31
Subtest 305, Verify Diagnostic Cylinder	III.dev5130-32
Subtest 306, Verify Pattern Test Error Threshold	III.dev5130-32
Class 4 Subtest	III.dev5130-32
Subtest 400, Interactive Test	III.dev5130-32
Subtest 400, Interactive Test Invocation	III.dev5130-33
Subtest 400, Interactive Test Menu	III.dev5130-33
Subtest 400, Interactive Test Mode	III.dev5130-35
Subtest 400, Interactive Test Commands	III.dev5130-36
Subtest 400, Seek Between Two Selected Cylinders	III.dev5130-36
Subtest 400, Restore Sectors From Service Processor Disk to SMD	III.dev5130-37
Subtest 400, Write Sectors From SMD to Service Processor Disk	III.dev5130-37
Subtest 400, Write Once then Repetitively Read and Verify	III.dev5130-37
Subtest 400, Select Drive	III.dev5130-38
Subtest 400, Dump Defect Lists to Service Processor Disk	III.dev5130-39
Subtest 400, Reformat One Track	III.dev5130-39
Subtest 400, Display Header, Data and ECC	III.dev5130-41
Subtest 400, Display List of Commands and Arguments	III.dev5130-43
Subtest 400, List Flaws	III.dev5130-43
Subtest 400, Pattern Test Range of Sectors	III.dev5130-45
Subtest 400, Enable or Disable Write Protection	III.dev5130-46
Subtest 400, Exit Interactive Test	III.dev5130-46
Subtest 400, Restore Previously Saved Track Data	III.dev5130-46
Subtest 400, Save One Track of Data	III.dev5130-47
Subtest 400, Display Data From Range of Sectors	III.dev5130-48
Subtest 400, Display or Change Disk Serial Number	III.dev5130-50
Subtest 400, Slip One or More Sectors	III.dev5130-50
<i>slip_sectors'</i> <i>change_mode</i> Command	III.dev5130-51
<i>slip_sectors'</i> <i>cyl hd sec</i> and <i>cyl hd bcai len</i> Commands	III.dev5130-52
<i>slip_sectors'</i> <i>delete</i> Command	III.dev5130-53
<i>slip_sectors'</i> <i>execute</i> Command	III.dev5130-54
<i>slip_sectors'</i> <i>file</i> Command	III.dev5130-54
<i>slip_sectors'</i> <i>help</i> Command	III.dev5130-55
<i>slip_sectors'</i> <i>list</i> Command	III.dev5130-55
<i>slip_sectors'</i> <i>map_track</i> Command	III.dev5130-55
<i>slip_sectors'</i> <i>quit</i> Command	III.dev5130-55
<i>slip_sectors'</i> Execute UNIX Command	III.dev5130-55

<i>slip_sectors</i> ' Enter Comments	III.dev5130-55
<i>slip_sectors</i> Command Examples	III.dev5130-56
Subtest 400, Display Information About Device	III.dev5130-58
Subtest 400, Enable and Disable of Automatic Save	III.dev5130-59
Subtest 400, Display Track Headers	III.dev5130-59
Subtest 400, Verify a Range of Sectors	III.dev5130-61
Subtest 400, Execute UNIX Command	III.dev5130-61
Subtest 400, Enter Comments	III.dev5130-61
Examples of Typical Usage of This Test	III.dev5130-62
Formatting One or More Disks at the Same Time	III.dev5130-62
Verifying the Format of One or More Drives	III.dev5130-65
Slipping a Sector	III.dev5130-67
Manufacturer's Defect List and Grown Defect List	III.dev5130-72
Defect Cylinder Organization on Drives	III.dev5130-73
Format of Manufacturer's Defect List	III.dev5130-73
Format of Grown Defect List	III.dev5130-73
Format of Entries in the Manufacturer's Defect List and Grown Defect List	III.dev5130-74
Track Relocation Area Description	III.dev5130-75
Format of the Track Map Log	III.dev5130-76
Disk Parameters File, <i>DB_diskfmt</i> Description	III.dev5130-76
Diagnostic Cylinder Description	III.dev5130-78
Error Messages	III.dev5130-79
Special Error Messages for <i>dev5130</i>	III.dev5130-83

dev5500 VMEbus Ethernet Controller Test

Overview	III.dev5500-1
Prerequisites and Required Equipment	III.dev5500-1
Test Invocation	III.dev5500-1
Test Parameter Menu	III.dev5500-3
Prompt Explanations	III.dev5500-5
Hardware Initialization Sequence	III.dev5500-6
Class Descriptions	III.dev5500-7
Class 1 Subtest	III.dev5500-7
Subtest 100, Controller to Host Access	III.dev5500-7
Class 2 Subtests	III.dev5500-7
Subtest 200, Real Physical Slot Xmit/Recv	III.dev5500-8
Subtest 201, Modified Physical Slot Xmit/Recv	III.dev5500-8
Subtest 202, Broadcast Slot Xmit/Recv	III.dev5500-8
Subtest 203, Real Physical/Broadcast Slot Xmit/Recv	III.dev5500-8
Subtest 204, Modified Physical/Broadcast Slot Xmit/Recv	III.dev5500-9
Subtest 205, Foreign Address Rejection Xmit/Recv	III.dev5500-9
Subtest 206, Scatter/Gather Operation	III.dev5500-9
Class 3 Subtest	III.dev5500-9
Subtest 300, Real Physical Slot Only Xmit/Recv	III.dev5500-9
Class 4 Subtest	III.dev5500-9
Subtest 400, Machine to Machine Xmit/Recv	III.dev5500-10
Subtest Completion Messages	III.dev5500-10
Subtest Error Messages	III.dev5500-10
Test End Message	III.dev5500-12

Appendixes

A Reporting Problems

A.1 Overview	III.A-1
A.2 Information Required to Report a Problem	III.A-1

dev5200 VMEbus STC Tape Unit Controller Test

Overview	III.dev5200-1
Prerequisites and Required Equipment	III.dev5200-1
Test Invocation	III.dev5200-1
Test Parameter Menu	III.dev5200-3
Prompt Explanations	III.dev5200-5
Hardware Initialization Sequence	III.dev5200-8
Class Descriptions	III.dev5200-8
Class 1 Subtests	III.dev5200-8
Subtest 100, VBTC Reset Capability	III.dev5200-9
Subtest 101, VBTC Interrupt Loopback	III.dev5200-9
Subtest 102, VBTC Data Loopback	III.dev5200-9
Subtest 103, VBTC Memory Access	III.dev5200-9
Subtest 104, VBTC Command Loopback	III.dev5200-10
Subtest 105, VBTC Chain Command Loopback	III.dev5200-10
Class 2 Subtests	III.dev5200-10
Subtest 200, VBTC Drive Online	III.dev5200-10
Subtest 201, VBTC Drive Write Protect	III.dev5200-10
Subtest 202, VBTC Drive Unload	III.dev5200-10
Class 3, 4, and 5 Subtests	III.dev5200-11
Subtest n00, VBTC Write Tape Mark	III.dev5200-12
Subtest n01, VBTC File Skip Forward	III.dev5200-12
Subtest n02, VBTC File Skip Backward	III.dev5200-13
Subtest n03, VBTC Read File Marks Forward	III.dev5200-13
Subtest n04, VBTC Read File Marks Backward	III.dev5200-13
Subtest n05, VBTC Block Skip File Marks Forward	III.dev5200-13
Subtest n05, VBTC Block Skip File Marks Backward	III.dev5200-13
Subtest n10, VBTC Write Forward	III.dev5200-13
Subtest n11, VBTC Read Forward	III.dev5200-13
Subtest n12, VBTC Read Backward	III.dev5200-13
Subtest n13, VBTC Block Skip Forward	III.dev5200-14
Subtest n14, VBTC Block Skip Backward	III.dev5200-14
Subtest n15, Pipeline Write Forward	III.dev5200-14
Subtest n16, Pipeline Error	III.dev5200-14
Subtest n20, VBTC Erase Gap	III.dev5200-14
Subtest n25, VBTC End-of-Tape Sensing	III.dev5200-14
Subtest n30, VBTC Force Parity Error	III.dev5200-14
Subtest n50, VBTC Write Files with Fixed Length Records	III.dev5200-15
Subtest n51, VBTC Read Files with Fixed Length Records	III.dev5200-15
Subtest n52, VBTC Write Files with Variable Length Records	III.dev5200-15
Subtest n53, VBTC Read Files with Variable Length Records	III.dev5200-16
Subtest n60, VBTC Write Chained Mode Data Files	III.dev5200-16
Subtest n61, VBTC Read Chained Mode Data File	III.dev5200-16
Error Messages	III.dev5200-16

List of Tables

1-1 Test Program Categories	III.1-2
1-2 Test Program Types	III.1-2
1-3 Test Program Device Types	III.1-3
1-4 Example Test Program Names	III.1-3
1-5 Test Program Name Assignments	III.1-4
3-1 <i>dshell</i> Commands	III.3-2
io4000-1 Hardware Requirements	III.io4000-1
io4000-2 <i>io4000</i> Test Classes	III.io4000-5
io4000-3 Class 1 Subtests	III.io4000-6
io4000-4 Valid SPU Commands for Subtest 103	III.io4000-9
io4000-5 Class 2 Subtests	III.io4000-9
io4000-6 Class 3 Subtests	III.io4000-11
io4000-7 Class 6 Subtest	III.io4000-13
io4000-8 Multibus Voltages and Tolerances	III.io4000-13
io4120-1 Hardware Requirements	III.io4120-2
io4120-2 <i>io4120</i> Test Classes	III.io4120-6
io4120-3 Class 1 Subtests	III.io4120-7
io4120-4 Valid SPU Commands for Subtest 103	III.io4120-10
io4120-5 Class 2 Subtests	III.io4120-11
io4120-6 Class 4 Subtests	III.io4120-15
io4120-7 Class 5 Subtests	III.io4120-21
io5000-1 Hardware Requirements	III.io5000-1
io5000-2 <i>io5000</i> Test Classes	III.io5000-5
io5000-3 Class 1 Subtests	III.io5000-5
io5000-4 Valid SPU Commands for Subtest 103	III.io5000-9
io5000-5 Class 2 Subtests	III.io5000-9
io5000-6 Class 3 Subtests	III.io5000-12
io5000-7 Class 4 Subtests	III.io5000-14
io5000-8 Class 5 Subtests	III.io5000-15
io5000-9 Class 6 Subtests	III.io5000-16
io5000-10 VMEbus Voltages and Tolerances	III.io5000-16
dev4100-1 Hardware Requirements (C1, C120)	III.dev4100-1
dev4100-2 Hardware Requirements (C200 Series)	III.dev4100-1
dev4100-3 Getting Help During Test Parameter Entry	III.dev4100-3
dev4100-4 <i>dev4100</i> Test Classes	III.dev4100-8
dev4100-5 Class 1 Subtests	III.dev4100-9
dev4100-6 Subtest 109, Write and Read Data	III.dev4100-11
dev4100-7 Class 2 Subtests	III.dev4100-12
dev4100-8 Defined Values for Sector Contents Field	III.dev4100-17
dev4110-1 Hardware Requirements (C1, C120)	III.dev4110-1
dev4110-2 Hardware Requirements (C200 Series)	III.dev4110-2
dev4110-3 Getting Help During Test Parameter Entry	III.dev4110-4
dev4110-4 Test Verbosity Levels	III.dev4110-7
dev4110-5 <i>dev4110</i> Test Classes	III.dev4110-13
dev4110-6 Class 1 Subtests	III.dev4110-14
dev4110-7 Class 2 Subtest	III.dev4110-20
dev4110-8 Interactive Test Commands	III.dev4110-24
dev4110-9 Defined Values for Sector Contents Field	III.dev4110-49
dev4200-1 Hardware Requirements	III.dev4200-1
dev4200-2 Getting Help During Test Parameter Entry	III.dev4200-3
dev4200-3 <i>dev4200</i> Test Classes	III.dev4200-9

dev4200-4	Class 1 Subtests	III.dev4200-9
dev4200-5	Class 2 Subtests	III.dev4200-10
dev4200-6	Class 3, 4, and 5 Subtests	III.dev4200-11
dev4200-7	Execution Times for $n = 4$	III.dev4200-12
dev4200-8	<i>setup_iop</i> Exception Error Messages	III.dev4200-17
dev4200-9	IOP Processing Error Messages	III.dev4200-17
dev4300-1	Hardware Requirements	III.dev4300-1
dev4300-2	Getting Help During Test Parameter Entry	III.dev4300-3
dev4300-3	<i>dev4300</i> Test Classes	III.dev4300-8
dev4300-4	Class 1 Subtests	III.dev4300-9
dev4300-5	MTI Nominal Timer Periods	III.dev4300-10
dev4300-6	Buffer Reconfigurations	III.dev4300-10
dev4300-7	Class 2 Subtests	III.dev4300-11
dev4300-8	Class 3 Subtests	III.dev4300-15
dev4300-9	Command Error Codes	III.dev4300-18
dev4300-10	USART Error Messages	III.dev4300-18
dev4300-11	IOP Access Error Messages	III.dev4300-19
dev4300-12	IOP Command Processing Error Messages	III.dev4300-20
dev4400-1	Hardware Requirements	III.dev4400-1
dev4400-2	Getting Help During Test Parameter Entry	III.dev4400-3
dev4400-3	<i>dev4400</i> Test Class	III.dev4400-6
dev4400-4	Class 2 Subtests	III.dev4400-7
dev4410-1	Hardware Requirements	III.dev4410-1
dev4410-2	<i>dev4410</i> Test Classes	III.dev4410-8
dev4410-3	Class 1 Subtests	III.dev4410-8
dev4410-4	DMA Buffer Sizes	III.dev4410-10
dev4410-5	Class 2 Subtests	III.dev4410-10
dev4410-6	Class 3 Subtests	III.dev4410-13
dev4410-7	IOP Access Error Messages	III.dev4410-15
dev4410-8	IOP Processing Error Messages	III.dev4410-15
dev4500-1	Hardware Requirements	III.dev4500-1
dev4500-2	Getting Help During Test Parameter Entry	III.dev4500-3
dev4500-3	<i>dev4500</i> Test Classes	III.dev4500-6
dev4500-4	Class 1 Subtest	III.dev4500-7
dev4500-5	Class 2 Subtests	III.dev4500-7
dev4500-6	Class 3 Subtest	III.dev4500-9
dev4510-1	Hardware Requirements	III.dev4510-1
dev4510-2	Getting Help During Test Parameter Entry	III.dev4510-3
dev4510-3	<i>dev4510</i> Test Classes	III.dev4510-6
dev4510-4	Class 1 Subtests	III.dev4510-6
dev4510-5	Class 2 Subtests	III.dev4510-7
dev4600-1	Untested External Signals	III.dev4600-1
dev4600-2	Partially Tested Signals	III.dev4600-1
dev4600-3	Hardware Requirements	III.dev4600-2
dev4600-4	Getting Help During Test Parameter Entry	III.dev4600-4
dev4600-5	<i>dev4600</i> Test Classes	III.dev4600-7
dev4600-6	Class 1 Subtests	III.dev4600-8
dev4600-7	DMA Buffers Sizes Tested	III.dev4600-9
dev4600-8	Class 2 Subtest	III.dev4600-10
dev4600-9	Class 3 Subtests	III.dev4600-10
dev4600-10	DMA Buffer Sizes Tested	III.dev4600-11
dev4600-11	IOP Access Error Messages	III.dev4600-12
dev4600-12	IOP Processing Error Messages	III.dev4600-13

dev5130-1	4200 Controller Jumper Configurations	III.dev5130-2
dev5130-2	Hardware Requirements (C1, C120)	III.dev5130-2
dev5130-3	Hardware Requirements (C200 Series)	III.dev5130-3
dev5130-4	Getting Help During Test Parameter Entry	III.dev5130-5
dev5130-5	Verbosity Values and Printed Information	III.dev5130-9
dev5130-6	<i>dev5130</i> Test Classes	III.dev5130-15
dev5130-7	Class 1 Subtests	III.dev5130-16
dev5130-8	Class 2 Subtests	III.dev5130-20
dev5130-9	Class 3 Subtests	III.dev5130-22
dev5130-10	Patterns for Pattern Testing	III.dev5130-30
dev5130-11	Class 4 Subtest	III.dev5130-32
dev5130-12	Subtest 400 Interactive Test Commands	III.dev5130-36
dev5130-13	Pattern Test Flaws	III.dev5130-44
dev5130-14	Sources of Flaws	III.dev5130-45
dev5130-15	Drive Format Times	III.dev5130-64
dev5130-16	Media-Related Errors	III.dev5130-68
dev5130-17	Defined Values for Sector Contents Field	III.dev5130-79
dev5500-1	Hardware Requirements	III.dev5500-1
dev5500-2	Getting Help During Test Parameter Entry	III.dev5500-3
dev5500-3	<i>dev5500</i> Test Classes	III.dev5500-7
dev5500-4	Class 1 Subtest	III.dev5500-7
dev5500-5	Class 2 Subtests	III.dev5500-8
dev5500-6	Class 3 Subtest	III.dev5500-9
dev5500-7	Class 4 Subtest	III.dev5500-10
dev5200-1	Hardware Requirements	III.dev5200-1
dev5200-2	Getting Help During Test Parameter Entry	III.dev5200-3
dev5200-3	<i>dev5200</i> Test Classes	III.dev5200-8
dev5200-4	Class 1 Subtests	III.dev5200-9
dev5200-5	Class 2 Subtests	III.dev5200-10
dev5200-6	Class 3, 4, and 5 Subtests	III.dev5200-11
dev5200-7	Execution Times for $n = 4$	III.dev5200-12
dev5200-8	<i>setup_viop</i> Exception Error Messages	III.dev5200-17
dev5200-9	VIOP Processing Error Messages	III.dev5200-17

List of Figures

2-1	EGOS' Position in the Environment	III.2-3
3-1	Syntax Help for the <i>loop</i> Command	III.3-3
io4000-1	Test Invocation Sequence	III.io4000-2
io4000-2	Alternate Test Invocation Sequence	III.io4000-3
io4000-3	Test Parameter Menu	III.io4000-4
io4120-1	Test Invocation Sequence	III.io4120-2
io4120-2	Alternate Test Invocation Sequence	III.io4120-3
io4120-3	Test Parameter Menu	III.io4120-4
io4120-4	Sample Test Parameter Summary	III.io4120-6
io5000-1	Test Invocation Sequence	III.io5000-2
io5000-2	Alternate Test Invocation Sequence	III.io5000-3
io5000-3	Test Parameter Menu	III.io5000-3
dev4100-1	Test Invocation Sequence	III.dev4100-2
dev4100-2	Alternate Test Invocation Sequence	III.dev4100-3
dev4100-3	Test Parameter Menu	III.dev4100-4
dev4100-4	Sample Test Parameter Summary	III.dev4100-8
dev4100-5	Contents of the <i>DB_diskfmt</i> File	III.dev4100-15

dev4100-6	Diagnostic Cylinder Table of Contents Format	III.dev4100-16
dev4110-1	<i>dev4110</i> Test Invocation Sequence	III.dev4110-2
dev4110-2	Alternate Test Invocation Sequence	III.dev4110-3
dev4110-3	Test Parameter Menu	III.dev4110-5
dev4110-4	Verbose Output Screen — Level 1	III.dev4110-8
dev4110-5	Verbose Output Screen — Level 2	III.dev4110-9
dev4110-6	Verbose Output Screen — Level 4	III.dev4110-9
dev4110-7	Verbose Output Screen — Level 8	III.dev4110-9
dev4110-8	Sample Test Parameter Summary	III.dev4110-12
dev4110-9	System Format and Verification Warning Screen	III.dev4110-13
dev4110-10	Subtest 100 Startup Screen	III.dev4110-14
dev4110-11	Subtest 100 Help Screen	III.dev4110-15
dev4110-12	Creating a Defect Data File	III.dev4110-16
dev4110-13	List of Logical Sectors For a Defect	III.dev4110-16
dev4110-14	Two Defects Entered for the Same Sector	III.dev4110-17
dev4110-15	Entering and Correcting An Incorrect Location	III.dev4110-17
dev4110-16	Entering Defects for a New Disk Drive	III.dev4110-18
dev4110-17	Interactive Test Invocation Sequence	III.dev4110-21
dev4110-18	Interactive Test Parameter Menu	III.dev4110-22
dev4110-19	Interactive Test Mode	III.dev4110-23
dev4110-20	Active Drive's Bad Block Table Display Screen	III.dev4110-25
dev4110-21	Drive Configuration Data Screen	III.dev4110-26
dev4110-22	Formatting a Track	III.dev4110-27
dev4110-23	Restoring the Original Track Data	III.dev4110-28
dev4110-24	<i>hde_display</i> Command	III.dev4110-29
dev4110-25	Initialize_bbt Example	III.dev4110-31
dev4110-26	Restore Command Example	III.dev4110-32
dev4110-27	Changing Drives Since Last Save Operation	III.dev4110-32
dev4110-28	Attempting to Restore Data Before Saving	III.dev4110-33
dev4110-29	Saving One Track	III.dev4110-33
dev4110-30	Displaying Sector Data	III.dev4110-34
dev4110-31	Failed Read Example	III.dev4110-35
dev4110-32	<i>slip_sectors</i> Command Help Screen	III.dev4110-36
dev4110-33	Entering a Defect	III.dev4110-37
dev4110-34	Slipping Sectors With Two Defects	III.dev4110-38
dev4110-35	Display Slipped Track Headers	III.dev4110-39
dev4110-36	Slipped Tracks Previously Marked Bad	III.dev4110-39
dev4110-37	Deleting Incorrect <i>slip_sectors</i> Inputs	III.dev4110-40
dev4110-38	Displaying the Track Headers	III.dev4110-41
dev4110-39	Displaying the Bad Block Table	III.dev4110-41
dev4110-40	Display Track Headers Prior to Slipping	III.dev4110-42
dev4110-41	Display Slipped Track Headers	III.dev4110-42
dev4110-42	<i>status</i> Command	III.dev4110-43
dev4110-43	Displaying Sector Numbers and Spare Sector	III.dev4110-44
dev4110-44	Displaying Sector Numbers and Bad Sector	III.dev4110-45
dev4110-45	Issuing a UNIX Command	III.dev4110-46
dev4110-46	Contents of the <i>DB_diskfmt</i> File	III.dev4110-47
dev4110-47	Diagnostic Cylinder Table of Contents Format	III.dev4110-48
dev4110-48	Write Protect Error Example	III.dev4110-51
dev4110-49	Drive Not Ready Error Example	III.dev4110-52
dev4200-1	Test Invocation Sequence	III.dev4200-2
dev4200-2	Alternate Test Invocation Sequence	III.dev4200-3
dev4200-3	Test Parameter Menu	III.dev4200-4

dev4200-4	Sample Test Parameter Summary	III.dev4200-8
dev4300-1	Test Invocation Sequence	III.dev4300-2
dev4300-2	Alternate Test Invocation Sequence	III.dev4300-3
dev4300-3	Test Parameter Menu	III.dev4300-4
dev4300-4	Sample Test Parameter Summary	III.dev4300-7
dev4400-1	Test Invocation Sequence	III.dev4400-2
dev4400-2	Alternate Test Invocation Sequence	III.dev4400-3
dev4400-3	Test Parameter Menu	III.dev4400-4
dev4400-4	Sample Test Parameter Summary	III.dev4400-6
dev4410-1	Test Invocation Sequence	III.dev4410-2
dev4410-2	Alternate Test Invocation Sequence	III.dev4410-3
dev4410-3	Test Parameter Menu	III.dev4410-4
dev4410-4	Interpreted Error Messages	III.dev4410-16
dev4410-5	Interpreted Status Byte Error Messages	III.dev4410-16
dev4410-6	Interpreted Interrupt Error Messages	III.dev4410-17
dev4500-1	Test Invocation Sequence	III.dev4500-2
dev4500-2	Alternate Test Invocation Sequence	III.dev4500-3
dev4500-3	Test Parameter Menu	III.dev4500-4
dev4500-4	Sample Test Parameter Summary	III.dev4500-6
dev4500-5	Sample Pass/Fail Printout	III.dev4500-9
dev4500-6	Sample Error Message	III.dev4500-9
dev4500-7	Sample End Message	III.dev4500-10
dev4510-1	Test Invocation Sequence	III.dev4510-2
dev4510-2	Alternate Test Invocation Sequence	III.dev4510-3
dev4510-3	Test Parameter Menu	III.dev4510-4
dev4510-4	Sample Test Parameter Summary	III.dev4510-5
dev4600-1	Test Invocation Sequence	III.dev4600-2
dev4600-2	Alternate Test Invocation Sequence	III.dev4600-3
dev4600-3	Test Parameter Menu	III.dev4600-5
dev4600-4	Sample Test Parameter Summary	III.dev4600-7
dev4600-5	Interpreted Status Word Error Messages	III.dev4600-13
dev5130-1	Test Invocation Sequence	III.dev5130-4
dev5130-2	Alternate Test Invocation Sequence	III.dev5130-5
dev5130-3	<i>dev5130</i> Test Parameter Menu	III.dev5130-7
dev5130-4	Sample Test Parameter Summary	III.dev5130-13
dev5130-5	Test Initialization Message	III.dev5130-13
dev5130-6	Data Destructive Message	III.dev5130-14
dev5130-7	Class 3 Test Initialization Message	III.dev5130-14
dev5130-8	Subtest 300 Initialization Message	III.dev5130-22
dev5130-9	Subtest 300 Interactive Prompt	III.dev5130-23
dev5130-10	Subtest 300 Help Screen	III.dev5130-23
dev5130-11	Changing Input Modes	III.dev5130-24
dev5130-12	List of Logical Sectors For a Defect	III.dev5130-24
dev5130-13	Entering and Deleting an Incorrect Location	III.dev5130-25
dev5130-14	Switching Drives Using the <i>drive</i> Command	III.dev5130-26
dev5130-15	Creating a Defect Data File	III.dev5130-27
dev5130-16	Prompt Display for the <i>format_options</i> Command	III.dev5130-27
dev5130-17	Using the <i>list</i> Command	III.dev5130-28
dev5130-18	Executing the <i>quit</i> Command Within Subtest 300	III.dev5130-29
dev5130-19	Executing a UNIX Command Within Subtest 300	III.dev5130-29
dev5130-20	Subtest 400 Interactive Test Invocation Sequence	III.dev5130-33
dev5130-21	Subtest 400 Interactive Test Parameter Menu	III.dev5130-34
dev5130-22	Subtest 400 Interactive Test Mode	III.dev5130-35

dev5130-23 Displaying Drive Data and Selecting a Drive III.dev5130-38

dev5130-24 Restoring Track Data III.dev5130-40

dev5130-25 Restoring Data After Testing and Slipping Tracks III.dev5130-41

dev5130-26 Displaying the Track Headers III.dev5130-42

dev5130-27 Displaying a Mapped Track III.dev5130-43

dev5130-28 Displaying an Alternate Track III.dev5130-43

dev5130-29 Example of the List Command III.dev5130-44

dev5130-30 Example of Pattern Test Command III.dev5130-45

dev5130-31 Restoring Track Data III.dev5130-46

dev5130-32 Changing Drives After a Save Operation III.dev5130-47

dev5130-33 Attempting to Restore Data Before Saving III.dev5130-47

dev5130-34 Saving One Track III.dev5130-48

dev5130-35 Displaying Sector Data III.dev5130-49

dev5130-36 Failed Read Example III.dev5130-50

dev5130-37 *Slip_Sectors* Help Screen III.dev5130-51

dev5130-38 Changing Entry Modes III.dev5130-52

dev5130-39 Entering a Defect III.dev5130-52

dev5130-40 Slipping Sectors With Two Defects III.dev5130-53

dev5130-41 Deleting Bad Inputs III.dev5130-53

dev5130-42 Display Slipped Track Headers III.dev5130-54

dev5130-43 Slipped Tracks Previously Marked Bad III.dev5130-54

dev5130-44 Command Examples III.dev5130-56

dev5130-45 Displaying the Track Headers III.dev5130-57

dev5130-46 Display All Flaws to Verify Relocation III.dev5130-57

dev5130-47 Displaying Device Information III.dev5130-59

dev5130-48 Displaying Sector Numbers and Spare Sector III.dev5130-60

dev5130-49 Displaying Sector Numbers and Bad Sector III.dev5130-60

dev5130-50 Executing UNIX Command From Interactive Test Prompt III.dev5130-61

dev5130-51 Formatter Invocation Sequence III.dev5130-62

dev5130-52 Formatting Three Unformatted Drives III.dev5130-63

dev5130-53 Verify Format Invocation Sequence III.dev5130-65

dev5130-54 Verify Format Parameter Menu III.dev5130-66

dev5130-55 Interactive Test Invocation Sequence III.dev5130-68

dev5130-56 Interactive Test Parameter Menu III.dev5130-69

dev5130-57 Use of Status Command Example III.dev5130-70

dev5130-58 Use of Verify and List Commands Example III.dev5130-71

dev5130-59 Use of Slip Command Example III.dev5130-71

dev5130-60 Use of Verify Format Command Example III.dev5130-72

dev5130-61 Contents of the *DB_diskfmt* File III.dev5130-77

dev5130-62 Diagnostic Cylinder Table of Contents Format III.dev5130-78

dev5130-63 Drive Not Ready Error Example III.dev5130-84

dev5130-64 Write Protect Error Example III.dev5130-85

dev5130-65 Power Off Error Message III.dev5130-85

dev5500-1 Test Invocation Sequence III.dev5500-2

dev5500-2 Alternate Test Invocation Sequence III.dev5500-3

dev5500-3 *dev5500* Test Parameter Menu III.dev5500-4

dev5500-4 Sample Test Parameter Summary III.dev5500-6

dev5500-5 Sample Subtest Completion Messages III.dev5500-10

dev5500-6 Sample Error Message III.dev5500-11

dev5500-7 Sample End Message III.dev5500-12

A-1 Sample *contact* Session III.A-3

dev5200-1 Test Invocation Sequence III.dev5200-2

dev5200-2 Alternate Test Invocation Sequence III.dev5200-3

dev5200-3 Test Parameter Menu III.dev5200-4
dev5200-4 Sample Test Parameter Summary III.dev5200-7

Volume IV

1 Diagnostics Environment

1.1 Overview IV.1-1

2 Diagnostic Shell (Dshell)

2.1 Introduction IV.2-1

2.2 Dshell Overview IV.2-1

2.3 Dshell Commands for Manual Mode IV.2-1

 2.3.1 *access* IV.2-1

 2.3.2 *exit* IV.2-2

 2.3.3 *help* IV.2-2

 2.3.4 *status* IV.2-3

2.4 Manual Mode of Execution IV.2-3

 2.4.1 Dshell Commands for Manual Mode IV.2-3

 2.4.1.1 *log* IV.2-3

 2.4.1.2 *loop* IV.2-4

 2.4.1.3 *msgs* IV.2-5

 2.4.1.4 *pause* IV.2-5

 2.4.1.5 *test* IV.2-6

 2.4.2 Dshell Script Files IV.2-9

3 Interactive Scan (Iscan)

3.1 Overview IV.3-1

3.2 Scan Ring Concept IV.3-1

 3.2.1 Iscan Architecture IV.3-2

 3.2.2 Scan Rings IV.3-5

 3.2.2.1 Loading Scan Rings IV.3-6

 3.2.2.2 Reading Scan Rings IV.3-8

 3.2.3 Scan Ring Field Names IV.3-8

3.3 Modes of Operation IV.3-10

 3.3.1 Program Mode IV.3-11

 3.3.2 Screen Mode IV.3-11

3.4 Iscan Commands IV.3-11

 3.4.1 Iscan Command Summary IV.3-11

 3.4.2 Detailed Iscan Command Descriptions IV.3-13

3.5 Language Description IV.3-30

 3.5.1 Statements IV.3-30

 3.5.2 Compound Statements IV.3-30

 3.5.3 Registers IV.3-30

 3.5.3.1 Valid Hardware Registers IV.3-31

 3.5.3.2 Valid Software Registers IV.3-33

 3.5.4 Looping IV.3-34

 3.5.4.1 *for* Loop IV.3-34

 3.5.4.2 *do* Loop IV.3-35

 3.5.4.3 *while* Loop IV.3-35

 3.5.5 Conditional Expressions IV.3-35

 3.5.6 Branching IV.3-35

 3.5.6.1 Conditional Branching IV.3-36

 3.5.6.2 Unconditional Branching IV.3-36

 3.5.7 Assign Statements IV.3-36

 3.5.8 Arithmetic and Logical Operations on Registers IV.3-36

- 3.5.9 Subprogram Calls IV.3-37
 - 3.5.9.1 Procedures IV.3-38
 - 3.5.9.2 Functions IV.3-39
 - 3.5.9.3 Example of a Function IV.3-39
 - 3.5.9.4 Invocation of Functions IV.3-39
- 3.5.10 History IV.3-41
- 3.5.11 Line editing IV.3-41
- 3.5.12 Comments IV.3-41
- 3.6 Screen Specifications and Screen Mode IV.3-41
 - 3.6.1 Screen Field Specification IV.3-42
 - 3.6.1.1 Screen Specification Format IV.3-42
 - 3.6.2 Synonym List Specification IV.3-44
 - 3.6.3 Screen Display IV.3-45
 - 3.6.4 Detail of a Screen I/O Field IV.3-45
 - 3.6.4.1 Sample Screen I/O Field IV.3-47
 - 3.6.4.2 A Screen Definition with Associated Synonyms IV.3-47
 - 3.6.4.3 A Sample Function with Step-by-Step Narration IV.3-48
 - 3.6.4.4 Sample Function IV.3-49
 - 3.6.4.5 Narrated Description of a Function IV.3-49
- 3.7 Program Invocation IV.3-51
- 4 Diagnostic Utilities**
- 4.1 Overview IV.4-1
- 5 Diagnostic File Formats**
- 5.1 Overview IV.5-1

Appendixes

- A Glossary**
- A.1 Overview IV.A-1
- A.2 Terms IV.A-1
- B Problem Reporting**
- B.1 Overview IV.B-1
- B.2 Information Required to Report a Problem IV.B-1

List of Tables

- 2-1 *exit* Commands IV.2-2
- 2-2 *log* Options IV.2-4
- 2-3 *loop* Options IV.2-4
- 2-4 *msgs* Options IV.2-5
- 2-5 *pause* Options IV.2-6
- 2-6 *test* Options IV.2-7
- 2-7 Subtest Configurations IV.2-8
- 3-1 C200 Series Processor Ringname Definitions IV.3-9
- 3-2 Memory Array Ringname Definitions IV.3-9
- 3-3 Service Processor Ringname Definitions IV.3-10
- 3-4 CPU Utility Ringname Definitions IV.3-10
- 3-5 PBUS Interface Adapter Ringname Definitions IV.3-10
- 3-6 Channel Control Unit Ringname Definitions IV.3-10
- 3-7 Iscan Commands IV.3-13

3-8 Valid Hardware Registers IV.3-32

List of Figures

2-1 Dshell Working Directory Menu IV.2-7
3-1 Scan Ring Bus Architecture (C201, C202, C210, C220) IV.3-3
3-2 Scan Ring Bus Architecture (C230, C240) IV.3-4
3-3 Scan Ring IV.3-5
3-4 Scan Ring Directions IV.3-6
3-5 Loading Scan Ring Registers IV.3-7
3-6 Screen I/O Field, Example IV.3-45
3-7 Video Screen Regions IV.3-46
3-8 Example of a Screen I/O Field IV.3-47
B-1 Sample *contact* Session IV.B-3

THIS PAGE INTENTIONALLY LEFT BLANK

Chapter 3

Master Index

3.1 Overview

This chapter contains the master index to the four volumes that comprise the *CONVEX Diagnostics Documentation* kit.

THIS PAGE INTENTIONALLY LEFT BLANK

Master Index

Symbol

: IV.2-1
! IV.2-1, IV.2-6
? IV.2-7
+> IV.2-8
< IV.2-8
> IV.2-8
! IV.3-13
,, at *test* menu IV.2-7

Numeric

68000 subsystem tests III.io4000-5, III.io4120-7
68020 subsystem tests III.io5000-5

A

A register. *See* Address register
AC power-controller, defined IV.A-1
Accelerate Read Test III.io4000-11
Accelerate write III.io5000-13
Accelerate write test III.io4000-12
access, and *pause* IV.2-6
access, discussed IV.2-1
Access mode, defined IV.A-1
Accordion seek subtest III.dev4100-13
Accumulator, defined II.E-1, IV.A-1
Address and data trapping test II.cpx4000-7
Address, defined IV.A-1
Address register, defined IV.A-1
Address space, defined IV.A-1
Address translation fault, defined IV.A-1
Address translation unit, defined IV.A-1
Addressing mode, defined IV.A-1
adjust IV.3-14
Agent, defined IV.A-1
Airflow errors II.1-11
alternate II.1-7
alternate, preset mode switches for II.1-7
alternate-os, *.bootspu* and II.1-25
alternate.os, purpose of II.1-6
ALU. *See* Arithmetic logic unit
American Standard Code for Information Interchange. *See* ASCII
Arbitration II.pi2_4000-1
Arbitration gate array II.cpx4000-8, II.mem4000-10, II.mem4000-12
Arbitration gate array win queue II.mem4000-10
Arbitration logic II.pi2_4000-1
Arbitration Queue RAM test II.pi2_4000-10
Arbitration win logic II.cpx4000-5, II.mem4000-10
Architecture, defined IV.A-2
Architecture dependent cache tests II.cpu4131-13
Architecture, of Iscan, discussed IV.3-2
Argument passage IV.3-38
Argument pointer, defined IV.A-2
Arguments IV.3-38
Arithmetic logic unit, defined IV.A-2
Arithmetic operations IV.3-36
Arithmetic pipes II.cpu4241-10
Arrays, defined IV.A-2
ASCII databases, in *lib* directory II.1-20
asp_rev1 II.1-20
Assignment statements IV.3-36
Asynchronous port II.1-3
ATF. *See* Address translation fault
Attention request/acknowledge subtest III.dev4100-12
Attention signal/flag III.dev4600-8
ATU memory parity error detection, Subtest 251 III.io4120-13
ATU memory pattern, Subtest 230 III.io4120-12
ATU PBUS error detection, Subtest 4240 III.io4120-18
ATU physical address mode header III.io4120-12
ATU *pie* error detection, Subtest 252 III.io4120-13
ATU. *See* Address translation unit
ATU virtual address translation, Subtest 250

III.io4120-13
automatic-reboot, and powerup II.1-22

B

b IV.2-7
^B, and flag states IV.2-3
^B, discussed IV.2-2
^B, purpose of, table IV.2-2
b. *See* Byte
Backplain II.pi2_4000-1
Backplane, defined IV.A-2
Backplane, slots, and scan ring names IV.3-1
Backplane (VMEbus), defined IV.A-2
backup II.1-20
Bad bank select hard error II.cpx4000-6
Bad block fix subtest II.spu2000-8
Bad head and cylinder subtest III.dev4100-13
Bad PBUS header detection test II.pia4000-8
Base IV.3-42
Baud rate programming III.dev4300-11, III.dev4300-15
bdrev IV.3-14
bdtype IV.3-15
bin II.1-8
/bin, directory II.1-20, II.1-21
Bit complement, defined IV.A-2
Bit, defined IV.A-2
Block, defined IV.A-2
Block input, internal loopback (subtest 206) III.dev4300-13
Block input, physical loopback (subtest 306) III.dev4300-16
Block mode, all patterns, internal loopback (subtest 222) III.dev4300-14
Block mode, all patterns, physical loopback (subtest 322) III.dev4300-16
Block mode, random data, internal loopback (subtest 223) III.dev4300-14
Block mode, random data, physical loopback (subtest 323) III.dev4300-17
Block mode, various block sizes, internal loopback (subtest 224) III.dev4300-14
Block mode, various block sizes, internal loopback (subtest 324) III.dev4300-17
Block output, internal loopback (subtest 207) III.dev4300-13
Block output, physical loopback (subtest 307) III.dev4300-16
Block. *See* Buffered device
Board ID subtest II.spu4000-15
Board identification, discussed II.1-3
Boards, and scan ring names IV.3-8
Boards, error messages from II.1-12
Boards, for scan ring names IV.3-1
Boards, name check IV.3-15
Boldface, for literals IV.xvi
boot, and diagnostic mode II.1-22
Boot, defined IV.A-2
Boot device II.spu1000-16
Boot device, selecting II.1-6
Boot devices II.1-7
Boot program, *backup copies of* II.1-6
boot, purpose of II.1-7
boot, SPU UNIX II.1-22
Booting, CONVEX UNIX II.1-25
Booting, SPU UNIX, discussed II.1-22
.bootspu, discussed II.1-25
Bourne shell II.1-8
Bourne shell, utilities to run from II.1-9
Brackets, for optional entries IV.xvi
Branch, defined IV.A-2
Breakpoint, defined IV.A-2
Broadcast slot *xmit/recv* (subtest 202) III.dev4500-8, III.dev5500-8
Buffer reconfiguration (subtest 103) III.dev4300-10
Buffered device, *fsck* and II.1-23
Bulkhead, CPU, defined IV.A-3
Bulkhead, drawer, defined IV.A-4
Bus architecture, of scan rings, illustrated IV.3-4

Master Index

Bus parity errors II.1-11
Bus, structure, overview II.1-1
Buses. *See also* EBUS; Interrupt bus; Scan bus
Buses, SP2/SP4 communicates through II.1-2
Bypass read III.io5000-13
Bypass read test III.io4000-12
Bypass write III.io5000-13
Bypass write test III.io4000-12
Byte, defined IV.A-3

C

^C, IV.2-2
^C, clean-up routine upon terminating IV.2-2
C, defined IV.A-3
C, program language IV.3-1, IV.3-8
C Programming Language II.xxiv, III.xxv
^C, purpose of, table IV.2-2
C shell, defined IV.A-3
C200 series privileged instruction & architectural features II.cpu4231-1
C200 series processors II.cpu4231-1
Cache accelerate Read III.io5000-12
Cache, buffer tag III.io5000-11
Cache, defined IV.A-3
Cache functionality tests III.io4000-10, III.io5000-11
Cache purge, defined IV.A-3
Cache. *See also* Instruction cache; Logical cache; Physical cache
Cache, utilities for II.1-9
CACHETST test III.io4000-7
cat II.1-8
cattypdevmn.suffix II.1-15, III.1-1
Caution, *fsck* II.1-23
CCU II.1-13
CCU, and interrupt bus II.1-3
CCU-clock logic II.pi2_4000-1
Central processing unit, bulkhead, defined IV.A-3
Central processing unit, defined IV.A-3
Central processing unit identification (CPUID) II.cpu4232-1
Central Processing Unit. *See* CPU
chain, definition of II.cpu4040-16
Chain mode transfers, Subtest 5300 - 5307 III.io4120-23
Chaining, defined IV.A-3
Channel Control Unit. *See* CCU
Channel control units (CCUs) II.pia4000-1
Character length programming III.dev4300-11, III.dev4300-15
Chassis, defined IV.A-3
Checkword verification, Subtest 4250 III.io4120-19
CIR, *see* Communication index register (CIR)
CIRs, *see* Communication index registers (CIRs)
Class 1, loopback tests III.dev4600-8
Class 1 tests, controller loopback tests III.dev4200-9, III.dev5200-8
Class 2, parity-loopback test III.dev4600-10
Class 2 tests, operator controls tests III.dev4200-10, III.dev5200-10
Class descriptions III.dev4100-8, III.dev4110-12, III.dev4410-7, III.dev4600-7
Classes III.io4000-5, III.io4120-6
Classes, in *tables* directory II.1-20, II.1-21
Classes, of subtests, described III.io5000-4
clear IV.3-15
clock IV.3-16
Clock alignment II.pi2_4000-8
Clock frequency register II.spu4000-26
Clock generation II.cpx4000-2
Clock, real time II.1-7
Clock selection, Subtest 5670 III.io4120-25
Clock state machine II.pi2_4000-8
Clocks, SP2/SP4 controls II.1-2
cnvxhwdoc, electronic mailbox, for reader comments 1, II.xxv, IV.xviii
Colon, with scan ring name IV.3-1
Command, descriptions of IV.3-13
Command error code verification, physical loopback (subtest 332) III.dev4300-17
Command scripts, user-created II.2-1, III.3-1, IV.2-1
Command status, chaining commands III.dev4200-10, III.dev5200-10
Command status, executing and pending commands III.dev4200-10, III.dev5200-10
Commands, IV.2-5
Commands, *access* IV.2-1
Commands, entering IV.2-1
Commands, *exit* IV.2-2
Commands, *exit*, table IV.2-2
Commands, *help* IV.2-2
Commands, *log* IV.2-3
Commands, *loop* IV.2-4
Commands, manual mode IV.2-1, IV.2-3
Commands, *pause* IV.2-5
Commands, *status* IV.2-3
Commands, status of IV.2-3
Commands, *test* IV.2-6
Communication index register (CIR) II.cpu4232-1
Communication index registers (CIRs) II.cpu4233-1
Communication register II.cpx4000-10
Communication register functionality test II.cpx4000-10
Communication register instructions II.cpu4232-1
Communication register parity error II.cpx4000-8
Communication register pattern test II.cpx4000-10
Communication registers II.cpu4233-1, II.cpu4232-10, II.cpu4232-15
compare routine II.cpu4040-17
Compiler, defined IV.A-3
Concurrent access II.cpu4233-1
Console, writing to II.1-12
contact, for reporting problems II.F-1, III.A-1, IV.B-1
contact, hardware requirements for using II.F-1, IV.B-1
contact, information required for using II.F-1, IV.B-1
contact, note for II.F-1, IV.B-1
contact, session, sample II.F-3, IV.B-3
Context, processor, defined II.E-1, IV.A-3
Continuous block input, read buffered data, physical loopback (subtest 330) III.dev4300-17
Control characters IV.3-18
Control logic II.pia4000-7
Control panel register (CPR) II.spu4000-12
Control status register IV.3-30
Controller basic functional tests III.dev4300-8
Controller error codes II.spu1000-16
Controller functional tests III.dev4200-11, III.dev5200-11
Controller interrupt loopback III.dev4200-10, III.dev5200-9
Controller reject subtest III.dev4100-12
Controller reset III.dev4200-9, III.dev5200-9
Controller reset and read drive status command subtest III.dev4100-9
Controller reset subtest III.dev4100-9
Controller to host access (subtest 100) III.dev4500-7, III.dev5500-7
Controller write/read subtest III.dev4100-10
Controllers II.1-7
CONVEX Architecture Reference II.xxiv
CONVEX Diagnostic Utilities Manual (C1, C120) II.xxiv
CONVEX Diagnostic Utilities Manual, C120 III.xxv
CONVEX Diagnostic Utilities Manual, C130, C210, C220 Series III.xxv
CONVEX Diagnostic Utilities Manual (C200 Series) II.xxiv
CONVEX PBUS I/O System Diagnostics Manual IV.xvii
CONVEX Processor Diagnostics Manual (C200 Series) IV.xvii
CONVEX Processor Diagnostics Manual (C200 Series) Scan-Language Interface II.pi2_4000-1
CONVEX Processor Operation Guide III.xxv
CONVEX Processor Operation Guide (C1, C120, C130, C210, C220) IV.xvii
CONVEX Processor Operation Guide (C100 Series, C200 Series) II.xxiv, II.1-5, II.1-25
CONVEX register compliance, Subtest 4999 III.io4120-20
CONVEX System Manager's Guide II.1-5, II.1-25
CONVEX Technical Assistance Center II.1-3
CONVEX UNIX IV.1-1
CONVEX UNIX, and *bootspu* II.1-25

- CONVEX UNIX, and error loggers II.1-11
 CONVEX UNIX, and *normal.os* II.1-6
 CONVEX UNIX, defined IV.A-3
CONVEX UNIX Tutorial Papers II.xxiv, III.xxv
cop II.1-10, II.1-20
 COP, definition of II.spu4000-15
cop utility II.spu4000-4
cop.out II.1-20, II.1-25
cop.out, examined by *senlink* II.1-25
cpu II.xxiv
 CPU II.1-12, II.1-16, III.1-1
 CPU A run register (PROC_A) II.spu4000-12
 CPU B run register (PROC_B) II.spu4000-12
 CPU C run register (PROC_C) II.spu4000-12
 CPU, *cpu*, test program for II.1-16, III.1-2
 CPU D run register (PROC_D) II.spu4000-12
 CPU, directory II.1-20, II.1-21
 CPU execution timers II.cpu4233-1
 CPU, interrupt bus and II.1-3
 CPU, object codes, in CPU directory II.1-20, II.1-21
 CPU. *See* Central processing unit
 CPU, subsystem tests, prefix identifying II.xxiv
cpu, test category II.1-16, III.1-2
 CPU utilities card II.cpu4010-1
 CPU utility board II.spu4000-21
 CPU Utility Board. *See* CPX
 CPU utility board(s) II.cpx4000-1, II.cpx4000-5,
 II.cpx4000-6, II.cpx4000-7, II.cpx4000-8,
 II.mem4000-1, II.pi2_4000-2, II.spu4000-1
cpu4010 II.1-14, II.1-19
cpu4010, Class descriptions II.cpu4010-7
cpu4010, Error messages II.cpu4010-19
cpu4010, Functional areas tested II.cpu4010-1
cpu4010, Hardware initialization sequence II.cpu4010-6
cpu4010, Page boundary operations II.cpu4010-8
cpu4010, Physical configuration map (PCM)
 II.cpu4010-13
cpu4010, Prerequisites and required equipment
 II.cpu4010-2
cpu4010, Prompt explanations II.cpu4010-5
cpu4010, Referenced and modified bits II.cpu4010-1
cpu4010, Required functional boards II.cpu4010-2
cpu4010, Sample test parameter summary II.cpu4010-6
cpu4010, Subtest execution times II.cpu4010-4
cpu4010, Test invocation II.cpu4010-2
cpu4010, Test invocation sequence II.cpu4010-3
cpu4010, Test parameter menu II.cpu4010-4
cpu4010, Typical test sequence II.cpu4010-3
cpu4030 II.1-14, II.1-19
cpu4030, Class descriptions II.cpu4030-8
cpu4030, Current memory allocation screen II.cpu4030-8
cpu4030, Functional areas tested II.cpu4030-2
cpu4030, Hardware initialization sequence II.cpu4030-7
cpu4030, Memory allocation II.cpu4030-8
cpu4030, Prompt explanations II.cpu4030-5
cpu4030, Required functional boards II.cpu4030-2
cpu4030, Ring wrapping II.cpu4030-16
cpu4030, Sample test parameter summary II.cpu4030-7
cpu4030, Scalar building block test II.cpu4030-1
cpu4030, Test error messages II.cpu4030-16
cpu4030, Test invocation II.cpu4030-3
cpu4030, Test invocation sequence II.cpu4030-3
cpu4030, Test parameter menu II.cpu4030-4
cpu4040 II.1-14, II.1-19
cpu4040, Chaining instructions II.cpu4040-19
cpu4040, Class descriptions II.cpu4040-15
cpu4040, *compare* routine II.cpu4040-17
cpu4040, Current index number II.cpu4040-16
cpu4040, Execution time II.cpu4040-18
cpu4040, Functional areas tested II.cpu4040-1
cpu4040, Hardware initialization sequence II.cpu4040-10
cpu4040, Instruction permutations II.cpu4040-17
cpu4040, Internal debugger II.cpu4040-12
cpu4040, Nonchaining instructions II.cpu4040-18
cpu4040, Prompt explanations II.cpu4040-5
cpu4040, Required functional boards II.cpu4040-3
cpu4040, Test error messages II.cpu4040-19
cpu4040, Test invocation II.cpu4040-3
cpu4040, Test invocation sequence II.cpu4040-3
cpu4040, Test method II.cpu4040-15
cpu4040, Test parameter summary II.cpu4040-10
cpu4040, Vector concurrency tests II.cpu4040-1
cpu4040, Vector instruction groups II.cpu4040-16
cpu4041 II.1-14, II.1-19
cpu4041, Class descriptions II.cpu4041-9
cpu4041, Current memory allocation screen II.cpu4041-8
cpu4041, Functional areas tested II.cpu4041-1
cpu4041, Hardware initialization sequence II.cpu4041-7
cpu4041, Memory allocation II.cpu4041-8
cpu4041, Prerequisites and required equipment
 II.cpu4041-2
cpu4041, Prompt explanations II.cpu4041-4
cpu4041, Required functional boards II.cpu4041-2
cpu4041, Sample test parameter summary II.cpu4041-7
cpu4041, Test error messages II.cpu4041-23
cpu4041, Test invocation II.cpu4041-2
cpu4041, Test invocation sequence II.cpu4041-3
cpu4041, Test parameter menu II.cpu4041-3
cpu4041, Vector instruction tests II.cpu4041-1
cpu4041, Vector length (VL) register II.cpu4041-10
cpu4041, Vector merge (VM) register II.cpu4041-10
cpu4041, Vector stride (VS) register II.cpu4041-10
cpu4131 II.1-14, II.1-19
cpu4131, Architecture dependent cache tests
 II.cpu4131-13
cpu4131, Class descriptions II.cpu4131-9
cpu4131, Current memory allocation screen II.cpu4131-8
cpu4131, Functional areas tested II.cpu4131-1
cpu4131, Hardware initializations sequence II.cpu4131-7
cpu4131, Loading instructions II.cpu4131-11
cpu4131, Machine applicability II.cpu4131-1
cpu4131, Memory allocation II.cpu4131-8
cpu4131, Non-resident page boundaries II.cpu4131-11
cpu4131, Non-resident page (NR) II.cpu4131-10
cpu4131, Page faults II.cpu4131-10
cpu4131, Prerequisites and required equipment
 II.cpu4131-2
cpu4131, Privileged instructions II.cpu4131-9
cpu4131, Privileged instructions and architectural features
 II.cpu4131-1
cpu4131, Prompt explanations II.cpu4131-5
cpu4131, Required functional boards II.cpu4131-3
cpu4131, Return instructions II.cpu4131-10
cpu4131, Sample test parameter summary II.cpu4131-7
cpu4131, Storing instructions II.cpu4131-11
cpu4131, Test error messages II.cpu4131-13
cpu4131, Test invocation II.cpu4131-3
cpu4131, Test invocation sequence II.cpu4131-4
cpu4131, Test parameter menu II.cpu4131-4
cpu4231, C200 Series Privileged instruction & architec-
 tural features II.cpu4231-1
cpu4231, C200 Series processors II.cpu4231-1
cpu4231, Class descriptions II.cpu4231-8
cpu4231, Current memory allocation screen II.cpu4231-8
cpu4231, Data cache II.cpu4231-13
cpu4231, Exceptions II.cpu4231-8
cpu4231, Functional areas tested II.cpu4231-1
cpu4231, Hardware initialization sequence II.cpu4231-6
cpu4231, Instruction cache II.cpu4231-13
cpu4231, Interval timers II.cpu4231-8
cpu4231, Loads and stores II.cpu4231-11
cpu4231, Memory operations II.cpu4231-11
cpu4231, Non-resident calls II.cpu4231-10
cpu4231, Non-resident memory pages II.cpu4231-1
cpu4231, Non-vector features II.cpu4231-1
cpu4231, Non-vector instructions II.cpu4231-8
cpu4231, Page faults II.cpu4231-10
cpu4231, Prerequisites and required equipment
 II.cpu4231-2
cpu4231, Privileged instructions II.cpu4231-1,
 II.cpu4231-8
cpu4231, Processor caches II.cpu4231-1
cpu4231, Prompt explanations II.cpu4231-4
cpu4231, pte cache II.cpu4231-13
cpu4231, Remote invalidates II.cpu4231-1, II.cpu4231-13
cpu4231, Required functional boards II.cpu4231-2
cpu4231, Subroutine calls II.cpu4231-10
cpu4231, Subroutine returns II.cpu4231-10
cpu4231, System calls II.cpu4231-8
cpu4231, Test error messages II.cpu4231-14

Master Index

- cpu4231*, Test invocation II.cpu4231-2
- cpu4231*, Test invocation sequence II.cpu4231-3
- cpu4231*, Test parameter summary II.cpu4231-6
- cpu4231*, Thread-level addressing II.cpu4231-8
- cpu4231*, Vector processor control (VPC) II.cpu4231-2
- cpu4231*, Vector processor data (VPD) II.cpu4231-2
- cpu4232*, Central processing unit identification (CPUID) II.cpu4232-1
- cpu4232*, Class descriptions II.cpu4232-9
- cpu4232*, Communication index register (CIR) II.cpu4232-1
- cpu4232*, Communication registers II.cpu4232-1, II.cpu4232-10, II.cpu4232-15
- cpu4232*, Current memory allocation screen II.cpu4232-9
- cpu4232*, Functional areas tested II.cpu4232-2
- cpu4232*, Hardware initialization sequence II.cpu4232-8
- cpu4232*, Memory allocation II.cpu4232-8
- cpu4232*, Memory structures II.cpu4232-11
- cpu4232*, Multi-processor instructions II.cpu4232-1
- cpu4232*, Non-vector, uni-processor instruction tests II.cpu4232-1
- cpu4232*, Prerequisites and required equipment II.cpu4232-2
- cpu4232*, Process control instructions II.cpu4232-14
- cpu4232*, Prompt explanations II.cpu4232-5
- cpu4232*, Required functional boards II.cpu4232-3
- cpu4232*, Sample test parameter summary II.cpu4232-7
- cpu4232*, Scalar instructions II.cpu4232-1, II.cpu4232-12
- cpu4232*, Test error messages II.cpu4232-16
- cpu4232*, Test invocation II.cpu4232-3
- cpu4232*, Test invocation sequence II.cpu4232-4
- cpu4232*, Test parameter menu II.cpu4232-5
- cpu4232*, Thread id register (TID) II.cpu4232-1
- cpu4232*, Thread timer register (TTR) II.cpu4232-1
- cpu4232*, Timer synchronization instructions II.cpu4232-15
- cpu4232*, Trapping instructions II.cpu4232-15
- cpu4233*, Class descriptions II.cpu4233-8
- cpu4233*, Communication index registers (CIRs) II.cpu4233-1
- cpu4233*, Communication registers II.cpu4233-1
- cpu4233*, Concurrent access II.cpu4233-1
- cpu4233*, CPU execution timers II.cpu4233-1
- cpu4233*, Current memory allocation screen II.cpu4233-8
- cpu4233*, Functional areas tested II.cpu4233-1
- cpu4233*, Hardware initialization sequence II.cpu4233-6
- cpu4233*, Interrupts II.cpu4233-1
- cpu4233*, Memory allocation II.cpu4233-7
- cpu4233*, Multiprocessor diagnostics II.cpu4233-1
- cpu4233*, Prerequisites and required equipment II.cpu4233-2
- cpu4233*, Privileged instructions II.cpu4233-1
- cpu4233*, Prompt explanations II.cpu4233-5
- cpu4233*, Sample test parameter summary II.cpu4233-6
- cpu4233*, Subtests II.cpu4233-9
- cpu4233*, Test error messages II.cpu4233-20
- cpu4233*, Test invocation II.cpu4233-2
- cpu4233*, Test invocation sequence II.cpu4233-3
- cpu4233*, Test parameter menu II.cpu4233-4
- cpu4233*, Thread creation II.cpu4233-1
- cpu4233*, Thread termination II.cpu4233-1
- cpu4241*, Arithmetic pipes II.cpu4241-10
- cpu4241*, Class descriptions II.cpu4241-8
- cpu4241*, Divide pipe II.cpu4241-32
- cpu4241*, Enhanced vector instruction tests II.cpu4241-1
- cpu4241*, Functional areas tested II.cpu4241-1
- cpu4241*, Hardware initialization sequence II.cpu4241-7
- cpu4241*, Logical pipes II.cpu4241-10
- cpu4241*, Memory allocation II.cpu4241-8
- cpu4241*, Multiply pipe II.cpu4241-32
- cpu4241*, Prerequisites and required equipment II.cpu4241-2
- cpu4241*, Prompt explanations II.cpu4241-4
- cpu4241*, Required functional boards II.cpu4241-2
- cpu4241*, Sample test parameter summary II.cpu4241-7
- cpu4241*, Test error messages II.cpu4241-44
- cpu4241*, Test invocation II.cpu4241-2
- cpu4241*, Test invocation sequence II.cpu4241-3
- cpu4241*, Vector registers II.cpu4241-40
- cpu4241*, Vector unit control functions II.cpu4241-9
- CPU-based error messages II.A-1
- CPU-error message format II.A-1
- CPUID, *see* Central processing unit identification (CPUID) II.cpu4232-1
- cpz* II.xxiv
- CPX functional test, *cpz4000* II.cpx4000-1
- CPX, *see* CPU utility board(s)
- CPX, subsystem tests, prefix identifying II.xxiv
- cpz4000* II.1-14, II.1-19
- cpz4000*, Address and data trapping test II.cpx4000-7
- cpz4000*, Arbitration win logic II.cpx4000-5
- cpz4000*, Bad bank select hard error II.cpx4000-6
- cpz4000*, Class descriptions II.cpx4000-4
- cpz4000*, Communication register functionality test II.cpx4000-10
- cpz4000*, Communication register parity error II.cpx4000-8
- cpz4000*, Communication register pattern test II.cpx4000-10
- cpz4000*, CPX functional test II.cpx4000-1
- cpz4000*, Crossbar data parity (8 LSB) II.cpx4000-6
- cpz4000*, Default subtest sequence II.cpx4000-3
- cpz4000*, Exhaustive PCM pattern test II.cpx4000-9
- cpz4000*, Functional areas tested II.cpx4000-2
- cpz4000*, High level bad bank select hard error II.cpx4000-8
- cpz4000*, Illegal I/O address at timers II.cpx4000-7
- cpz4000*, Invalid PCM reference II.cpx4000-8
- cpz4000*, Low level error processing II.cpx4000-6
- cpz4000*, Nonexhaustive PCM pattern test II.cpx4000-8
- cpz4000*, Overall I/O address test II.cpx4000-7
- cpz4000*, PIT functionality test II.cpx4000-11
- cpz4000*, Prerequisites and required equipment II.cpx4000-2
- cpz4000*, Processor soft errors II.cpx4000-6
- cpz4000*, Required functional boards II.cpx4000-2
- cpz4000*, Reset subtest II.cpx4000-5
- cpz4000*, Subtest descriptions II.cpx4000-4
- cpz4000*, Test error messages II.cpx4000-11
- cpz4000*, Test invocation II.cpx4000-3
- cpz4000*, Test invocation sequence II.cpx4000-3
- cpz4000*, Test parameter menu II.cpx4000-3
- cpz4000*, Timer and PCM hard errors II.cpx4000-6
- cpz4000*, TOC functionality test II.cpx4000-11
- Crossbar data parity (8 LSB) II.cpx4000-6
- Crossbar gate arrays II.mem4000-12
- Crossbar write/read latching II.mem4000-12
- cs II.1-10
- CSR memory pattern, Subtest 231 III.io4120-12
- CUE/CUO, *see* CPU utility board(s)
- Current index number II.cpu4040-16
- Current memory allocation screen II.cpu4040-11

D

- d. *See* double
- Data cache II.cpu4231-13
- Data modulation, Subtest 5610 III.io4120-24
- Data parity III.dev4600-10
- Data parity detection, Subtest 5640 III.io4120-25
- Data parity error transfer, Subtest 4280 III.io4120-19
- Data type and register operands II.cpu4040-13
- Data type, defined IV.A-3
- Data type, display IV.3-42
- DB_cop* II.1-20
- DBUS interface subtests II.spu4000-13
- dcache* II.1-10
- dead.report*, *contact* file IIF-2, III.A-2, IV.B-2
- debug*, purpose of II.1-7
- debugger* command descriptions II.cpu4040-13
- debugger* commands: II.cpu4040-12
- debugger* description II.cpu4040-12
- Default dumpfile IV.3-17, IV.3-29
- Default logfile name IV.3-23
- Destination, defined IV.A-3
- Details of interactive commands III.dev4110-23, III.dev5130-36
- dev* II.xxiv, II.1-20

/dev, directory II.1-20, III.1-2
 dev, test category II.1-16, III.1-2
 dev4100 II.1-14, II.1-19, III.1-4
 dev4100 (Xylogics 450/451/SMD disk test) III.dev4100-1
 dev4110 II.1-14, II.1-19, III.1-4
 dev4110 Error messages III.dev4110-50
 dev4110 (SMD Disk Formatter, and Interactive Test)
 III.dev4110-1
 dev4200 II.1-14, II.1-19, III.1-4
 dev4200 (tape unit test) III.dev4200-1
 dev4200 (test parameter menu) III.dev4200-3
 dev4300 II.1-14, II.1-19, III.1-4
 Dev4300 (Systech MTI-1600A/terminal test)
 III.dev4300-1
 Dev4300 (test parameter menu) III.dev4300-3
 dev4400 II.1-14, II.1-19, III.1-4
 Dev4400 hardware configuration III.dev4400-1
 Dev4400 (Systech MLP-2000/line printer test)
 III.dev4400-1
 dev4400 (test parameter menu) III.dev4400-3
 dev4410 II.1-14, II.1-19, III.1-4
 Dev4410 (test parameter menu) III.dev4410-3
 dev4410 (Versatec plotter test) III.dev4410-1
 dev4500 II.1-14, II.1-19, III.1-4
 Dev4500 (Ethernet controller functional test)
 III.dev4500-1
 Dev4500 (sample end message) III.dev4500-9
 Dev4500 (sample error message) III.dev4500-9
 dev4500 (sample pass/fail printout) III.dev4500-9
 dev4500 (test parameter menu) III.dev4500-3
 dev4510 II.1-14, II.1-19, III.1-4
 dev4600 II.1-14, II.1-19, III.1-4
 dev5130 II.1-14, II.1-19, III.1-4
 dev5130 Test parameters Menu III.dev5130-6
 dev5200 (tape unit test) III.dev5200-1
 dev5200 (test parameter menu) III.dev5200-3
 dev5500 II.1-14, II.1-19, III.1-4
 Dev5500 (sample end message) III.dev5500-12
 Dev5500 (sample error message) III.dev5500-11
 Dev5500 (sample pass/fail printout) III.dev5500-10
 Dev5500 (VME Ethernet controller test) III.dev5500-1
 Device buffer memory pattern, Subtest 233 III.io4120-12
 Devices, dev for II.1-15, III.1-1
 Devices, test programs for, in /dev directory II.1-20,
 II.1-21
 Devices, test programs for, table II.1-17, III.1-3
 Devices, types, listed II.1-17, III.1-2
 diaginit II.1-10
 .diaginit, discussed II.1-24
 diagnostic II.1-7
 diagnostic, booting in II.1-22
 diagnostic, bootspu and II.1-25
 Diagnostic Bus (DBUS) II.spu4000-13
 Diagnostic connect register (DCON) II.spu4000-12
 Diagnostic Control Register II.spu4000-12
 Diagnostic control register (DCR) II.spu4000-12
 Diagnostic Cylinder Initialization III.dev4110-19,
 III.dev5130-31
 Diagnostic Cylinder Test III.dev4110-19, III.dev5130-32
 Diagnostic documentation, overview I.1-1
 Diagnostic environment, overview II.1-1, III.1-1, IV.1-1
 Diagnostic execution IV.2-3
 Diagnostic file formats, overview IV.5-1
 diagnostic, preset mode switches for II.1-7
 diagnostic, purpose of II.1-6
 Diagnostic Shell. See dshell
 Diagnostic shell. See dshell
 Diagnostic tests, discussed II.1-13
 Diagnostic tests, layout of II.xxiii
 Diagnostic tests, run under dshell II.1-13
 Diagnostic tests, strategy II.1-13
 Diagnostic utilities, discussed II.1-9
 Diagnostic utilities, overview IV.4-1
 Diagnostic utilities. See Utilities
 Diagnostics, selecting II.2-1, III.3-1, IV.2-1
 Diagnostics, subsystem tests, prefix identifying II.xxiv
 Direct Memory Access Controller. See DMAC
 Disable self-test II.spu1000-4
 Disk controller II.1-7
 Disk drive, Winchester II.1-2

Disk drives, booting SPU UNIX from II.1-22
 Disk restored messages, example II.1-24
 Disks II.1-17, III.1-2
 Disks, device, test program for II.1-17, III.1-3
 Displacement, defined IV.A-3
 display, purpose of II.1-7
 Divide pipe II.cpu4241-32
 DMA abort III.dev4600-9
 DMA abort via attention and reset III.dev4600-9
 DMA circuits III.dev4600-10
 DMA Enable Bit, Subtest 5620 III.io4120-25
 DMA FIFO board III.dev4200-10, III.dev5200-9
 DMA initiation III.dev4600-8
 DMA input III.dev4600-11
 DMA input loopback III.dev4600-9
 DMA output III.dev4600-11
 DMA output loopback III.dev4600-9
 DMA preparatory III.dev4600-8
 DMA test buffer sizes III.dev4600-9
 DMA test command subtest III.dev4100-10
 DMA to entire memory space III.dev4200-10,
 III.dev5200-9
 DMAC II.1-7
 Documentation, ordering, how to IV.xvii
 Double, defined IV.A-3
 Double-bit ECC detection II.mem4000-20
 Double-bit ECC detection (check-bits) II.mem4000-15
 Double-bit ECC detection (data-bits) II.mem4000-14
 Double-bit error II.mem4000-20
 Drawer bulkhead, defined IV.A-4
 Drive functionality III.dev4100-12
 Drive size command III.dev4100-10
 Drive unload operation III.dev4200-11, III.dev5200-10
 Dshell, accessing IV.2-1
 dshell, diagnostic tests run under II.1-13
 dshell, introduction II.2-1, III.3-1
 Dshell, introduction to IV.2-1
 dshell, overview II.2-1, III.3-1
 Dshell, overview IV.2-1
 Dshell, script files IV.2-9
 Dshell, working directory, menu, illustrated IV.2-7
 DTR assertion test III.dev4300-12
 Dual Emulator DMA III.dev4600-10
 dump IV.3-17
 dumpfile, default IV.3-29

E

EBUS arbitration II.cpx4000-2
 EBUS controller subtest II.spu4000-22
 EBUS, defined IV.A-4
 EBUS, described II.1-3
 EBUS parity checker test II.pi2_4000-10, II.pia4000-7
 EBUS population map RAM subtest II.spu4000-22
 EBUS population map verification II.spu4000-23
 EBUS transfer test II.spu4000-23
 EBUS window map RAM subtest II.spu4000-22
 EBUS window RAM II.spu4000-22
 ECC check-bits II.mem4000-12
 ECC functionality II.mem4000-12, II.mem4000-19
 ECC RAM memory devices II.mem4000-12
 ECC RAM testing II.mem4000-19
 ECC RAM testing by EBUS (data=ECC patterns)
 II.mem4000-12
 ECC, see Error correcting code
 ECC/Parity II.mem4000-13
 EDC II.1-12
 edit IV.3-17, IV.3-42
 Editing, line IV.3-41
 Editor, commands IV.3-17
 EEPROM, on Service Processor, discussed II.1-5
 EEPROM, pup and II.1-25
 Electrically-Erasable Programmable Read-Only Memory.
 See EEPROM
 Electronic mailbox, for reader comments 1, II.xxv,
 IV.xviii
 Electronic mailbox, for reader comments, what to include
 in 1, II.xxv, IV.xviii

Master Index

Electrostatic discharge, defined IV.A-4
Ellipsis, horizontal IV.xvi
EMACS IV.3-41
Emulator model 10077 test III.dev4600-1
Enhanced vector instruction tests, *cpu4241* II.cpu4241-1
Environmental errors, discussed II.1-11
EPROM II.1-2, II.1-5
Erasable Programmable Read-Only Memory. *See* EPROM
errintd, discussed II.1-11
errintd, interrupt daemon II.1-12
Error codes II.spu2000-9
Error correcting code II.mem4000-13
Error correcting code (ECC) II.mem4000-10,
II.mem4000-12
Error descriptions II.spu2000-10
Error Detection and Correction Code. *See* EDC
Error loggers II.1-9
Error logging, utilities, discussed II.1-11
Error logs II.1-11, II.1-12
Error logs, memory, soft, layout, example II.1-12
Error logs, *prtlog* and II.1-12
Error message format II.A-1
Error messages II.A-1, II.B-1, III.dev4110-50,
III.dev4200-16, III.dev4300-17, III.dev4410-14,
III.dev4600-11, III.dev5200-16
Error Messages Defined: SPU UNIX II.B-1
Error messages, selecting II.2-1, III.3-1, IV.2-1
Error messages, Xylogics III.dev4100-19
Errors, bus parity II.1-11
Errors, *errintd* as interrupt daemon for II.1-12
Errors, from boards II.1-12
Errors, logging, programs for II.1-12
Errors, memory II.1-11
Errors, microstore parity II.1-11
Errors, monitoring, discussed II.1-11
Errors, PTE cache parity II.1-11
Errors. *See also* Airflow errors; Environmental errors; Fan
errors; Hard errors; Memory errors; Non-
memory errors; Power supply errors; Soft errors
Errors, single-bit II.1-11
Errors, types II.1-11
Errors, types, discussed II.1-11
Errors, types, listed II.1-11
ESD. *See* Electrostatic discharge
ESM interface verification II.spu4000-24
/etc, directory II.1-20, II.1-22
/etc/reboot II.1-5, II.1-24
Ethernet test, user interface III.dev4500-1, III.dev5500-2
even_parity IV.3-19
Exception, defined II.E-1, IV.A-4
Exceptions II.cpu4131-1, II.cpu4231-8
Executive mode, defined IV.A-4
Exhaustive PCM pattern test II.cpx4000-9
exit, clean-up routine upon terminating IV.2-2
exit, commands, table IV.2-2
exit, discussed IV.2-2
exit, purpose of, table IV.2-2
EXOS/201 Ethernet controller access test III.dev4500-6
EXOS/201 Ethernet controller functional tests
III.dev4500-7
EXOS/201 Ethernet controller online test III.dev4500-8
EXOS/202 Ethernet controller access test III.dev5500-7
EXOS/202 Ethernet controller functional tests
III.dev5500-7
EXOS/202 Ethernet controller online test III.dev5500-9
Expansion cabinet, defined IV.A-4
Extended Mode Transfers, Subtest 5500 - 5503
III.io4120-24
Extended operations II.cpu4241-40

F

Failure isolation categories II.spu4000-17
Failures, number of, specifying IV.2-3
Fan errors II.1-11
Fault, defined II.E-1, IV.A-4
FCNx III.dev4600-8
FCNx, STTx status III.dev4600-8

fetch IV.3-19
Field names, scan ring, constructing IV.3-8
Field names, scan ring, constructing, examples IV.3-8
Field names, scan ring, discussed IV.3-8
Field replaceable units (FRUs) II.cpu4041-1
Field width IV.3-42
Fields, defined IV.3-1
Fields, defining IV.3-1
Fields, optional indexes on IV.3-8
Fields, values of, displaying IV.3-1
FIFO. *See* Queue
File protect status test III.dev4200-11, III.dev5200-10
File system checks, discussed II.1-23
Files, test outputs to II.2-1, III.3-1, IV.2-1
Firmware check (subtest 101) III.dev4300-9
Firmware, defined IV.A-4
First-in, first-out. *See* Queue
Flags, defined IV.A-4
Flags, state of, in *testflags* IV.2-3
Flags, *status* and IV.2-3
Floating point, defined IV.A-4
Forced faulting mode, defined II.E-1, IV.A-4
Forced faults subtest III.dev4100-13
Forced PBUS cycle test II.pia4000-8
Foreign address rejection *xmit/recv* (subtest 205)
III.dev4500-8, III.dev5500-9

fork IV.2-1
Format command III.dev4100-10
Format SMD Drives III.dev4110-1
Format string IV.3-20, IV.3-24
Format subtest II.spu2000-8
FORTRAN, defined IV.A-4
(*fp*)> prompt II.1-5
fprint IV.3-19
fprintf(), in C IV.3-19
Fraction, defined IV.A-5
Frame. *See* Page frame
Front panel, soft. *See* Soft front panel
fsck II.1-20
fsck, discussed II.1-23
fsck, disk restored messages, example II.1-24
fsck, file system check II.1-23
fsck, messages, after invoking II.1-24
fsck, running manually II.1-23
fsck utility, defined IV.A-5
FSE III.io4120-1
FSE ram, Subtest 5010 III.io4120-22
fully II.spu4000-17
Fully bidirectional II.spu4000-17
Function unit, defined IV.A-5
Functional tests, controller III.dev4300-8

G

Gate array, defined IV.A-5
Gather, defined IV.A-5
get IV.3-20
get, purpose of IV.3-1
Glossary of terms II.E-1
goto IV.3-36
Guard bit, defined IV.A-5

H

-h IV.2-2
h. *See* Halfword
(CTRL) P IV.3-11
(CTRL) W IV.3-11
(PF2) IV.3-11
Halfword, defined IV.A-5
halt IV.3-20
Halt disable II.cpx4000-6
Hard error II.cpx4000-6
Hard error subtests II.spu4000-19
Hard error test II.pi2_4000-11
Hard errors, discussed II.1-11, II.1-12
hard_logger II.1-10

Hardware, basic, illustrated II.1-2
 Hardware, overview II.1-1
 Hardware register IV.3-30
 Hardware, state of, utilities for determining II.1-9
 Hazard, defined IV.A-5
 help III.dev4510-3
help IV.3-21
help, discussed IV.2-2
help, purpose of II.1-8
 Help-for *dev4110* prompts III.dev4110-3
 Help-for *dev4200* prompts III.dev4200-3
 Help-for *dev4300* prompts III.dev4300-3
 Help-for *dev4600* prompts III.dev4600-3
 Help-for *dev5130* prompts III.dev5130-5
 Help-for *dev5200* prompts III.dev5200-3
 Help-for *dev5500* prompts III.dev5500-3
 HIA channel interrupt, Subtest 4140 III.io4120-17
 HIA External loopback, Subtest 4992, 4993 III.io4120-19
 HIA Internal loopback, Subtest 4990, 4991 III.io4120-19
 HIA local slave mode transfers, Subtest 4994, 4995
 III.io4120-20
 HIA reset, Subtest 4100 III.io4120-15
 HIA/FSE local transfers, Subtest 5180 - 5197
 III.io4120-23
 High level bad bank select hard error II.cpx4000-8
 Horizontal ellipsis. *See* Ellipsis, horizontal
 HSP II.1-12
 HSP ATU parity error detection, Subtest 4220
 III.io4120-18
 HSP boot, subtest 103 III.io4120-10
 HSP (High Speed Parallel interface) III.io4120-1
 HSP io access bit verification, Subtest 4230 III.io4120-18
 HSP Memory initialization, Subtest 102 III.io4120-9
 HSP Reset, subtest 100 III.io4120-7
 HSP self-test, subtest 101 III.io4120-7
 HSP stand alone tests III.io4120-10
 HSP/HIA functional test III.io4120-1
 HSP/HIA subsystem tests III.io4120-1
 HSP/HIA test program invocation III.io4120-2
 HSP/HIA tests III.io4120-14
 HSP/HIA/FSE Tests III.io4120-20
 Huffman's encoding, defined IV.A-5
 /hw, directory II.1-20, II.1-21

I

icache II.1-10
lcache. *See* Instruction cache
iforce IV.3-21
 IKON 10085 controller and loopback tests III.dev4410-8
 IKON command loopback III.dev4410-9
 IKON controller test, class descriptions III.dev4600-7
 IKON controller test, user interface III.dev4600-2
 IKON data output interrupt capability III.dev4410-10
 IKON DMA output loopback III.dev4410-9
 IKON plotter exception loopback III.dev4410-9
 IKON plotter mode selection III.dev4410-9
 IKON port selection III.dev4410-9
 IKON programmed output loopback III.dev4410-9
 IKON reset capability III.dev4410-9
 IKON/Versatec DMA output plot III.dev4410-12
 IKON/Versatec DMA output print III.dev4410-12
 IKON/Versatec DMA output shared III.dev4410-13
 IKON/Versatec FF/EOT busy check III.dev4410-11
 IKON/Versatec interrupt reporting III.dev4410-11
 IKON/Versatec offline status/interrupt III.dev4410-14
 IKON/Versatec out-of-paper status/interrupt
 III.dev4410-14
 IKON/Versatec plotter offline/no-paper tests
 III.dev4410-13
 IKON/Versatec plotter status/interrupt/pattern tests
 III.dev4410-10
 IKON/Versatec programmed output plot III.dev4410-12
 IKON/Versatec programmed output print III.dev4410-11
 IKON/Versatec programmed output shared
 III.dev4410-12
 IKON/Versatec status reporting III.dev4410-11
 Illegal Command Detection, Subtest 4270 III.io4120-19

Illegal I/O address at low level logic II.cpx4000-7
 Illegal I/O address at timers II.cpx4000-7
 Immediates, defined II.E-1, IV.A-5
include IV.3-21, IV.3-31
 Index, master, overview I.3-1
 Indexes, optional, on field definition IV.3-8
 Indexing, register, defined IV.A-5
 Indirection, defined IV.A-5
info(1), man page II.F-1, III.A-1, IV.B-1
install II.1-10
 Initialization, system, after *^B* IV.2-2
 Initialization, utilities for II.1-9
 Input channel configuration, internal loopback (subtest
 201) III.dev4300-12
 Input channel termination mask, internal loopback (sub-
 test 203) III.dev4300-12
 Input Defects Before Formatting III.dev4110-14
 Input, redirecting IV.2-8
 Input/output processor, defined IV.A-5
install II.1-7
install, preset mode switches for II.1-7
 Installation, software, discussed II.1-22
 Instruction cache, defined IV.A-5
 Instruction cache (icache) II.cpu4030-1
 Instruction, defined II.E-1, IV.A-5
 Instruction permutations II.cpu4040-17
 Instructions cache II.cpu4231-13
 Interactive command details III.dev4110-23,
 III.dev5130-36
 Interactive Scan. *See* lscan
 Interactive Test III.dev4110-20, III.dev5130-32
 Interactive Test of SMD Drives III.dev4110-1,
 III.dev4110-20
 Interface, IOP to controller III.dev4500-6
 Interface, VIOP to controller III.dev5500-7
 Internal loopback tests III.dev4300-10
 Interrupt III.dev4600-9
 Interrupt arbiter (I-Arb) state machine II.pia4000-8
 Interrupt arbiter state machine test II.pia4000-8
 Interrupt bus, discussed II.1-3
 Interrupt bus integrity subtests II.spu4000-24
 Interrupt daemon, *errind* as II.1-12
 Interrupt, defined II.E-1, IV.A-6
 Interrupt enable register (IER) II.spu4000-24
 Interrupt function test II.pi2_4000-12
 Interrupt tests III.io5000-14
 Interrupts II.cpu4131-1, II.cpu4233-1
 Interrupts, base-level, defined IV.A-2
 Interrupts, daemon II.1-12
 Interrupts, protecting code from IV.2-2
 Interrupts, Service Processor II.1-3
 Interval timer II.spu4000-26
 Interval timer, defined II.E-1, IV.A-6
 Interval timers II.cpu4231-8
 Invalid PCM reference II.cpx4000-8
 Invocation of functions IV.3-39
 Invocation of procedures IV.3-38
io II.xxiv, II.1-20
 I/O address test II.cpx4000-7
 I/O log run register (MISC_LOG) II.spu4000-12
 I/O Processor (IOP) III.io4000-1
 I/O run register (IO) II.spu4000-12
 I/O, subsystem test, *io* for II.1-16, III.1-2
 I/O subsystem tests III.io4000-1
 I/O, subsystem tests, prefix identifying II.xxiv
 I/O system, test program categories for II.1-16, III.1-1
io, test category II.1-16, III.1-2
io1000 II.1-19, III.1-4
io1200 II.1-19, III.1-4
io4000 II.1-14, II.1-19, III.1-4
 io4000 (IOP functional test) III.io4000-1
io4120 II.1-14, II.1-19, III.1-4
io4120 (HSP/HIA functional test) III.io4120-1
io5000 II.1-14, II.1-19, III.1-4
io5000, overview III.io5000-1
 IOmega disks, subtests for *spu2000* II.spu2000-6
 IOP. II.1-12
 IOP boot command III.io4000-8
 IOP, code for, in */mnt/test* directory II.1-20
 IOP error messages, Xylogics test III.dev4100-23

Master Index

IOP functional test III.io4000-1
IOP initialization command III.io4000-8
IOP (I/O Processor) III.io4000-1
IOP reset test III.io4000-6
IOP. *See* Input/output processor
IOP self test III.io4000-7
IOP test program invocation III.io4000-2
ioputil II.1-10
iscan II.pi2_4000-1
Iscan, architecture, discussed IV.3-2
Iscan, database IV.3-8
Iscan, invoking, for script IV.3-2
Iscan, library IV.3-1
Iscan, line editing commands IV.3-41
Iscan, overview II.2-3, IV.3-1
Iscan, ring definition files II.1-20
Iscan, scripts, in */hw* directory II.1-20, II.1-21
iscn IV.3-2
iupdate IV.3-22
iupdate, flag IV.3-25

J

Jump, defined IV.A-6

K

Kernel, defined IV.A-6
Kernel, hardware tests II.1-16, III.1-2
Kernel, hardware tests, program for II.1-17, III.1-3
Keyswitch, defined IV.A-6
Keyswitch, front panel II.1-5
Kill channel, Subtest 5600 III.io4120-24

L

l. *See* Longword
Language specific information, defined IV.A-6
Last-in, first-out. *See* Stack
Least significant bit (LSB) II.spu4000-15
lib, directory II.1-20, II.1-21
Library, Iscan IV.3-1
LIFO. *See* Stack
Line clock interrupt, Subtest 230 III.io5000-10
Line clock interrupt, Subtest 280 III.io4120-14
Line printer test, user Interface III.dev4400-3
Linker, defined IV.A-6
list IV.3-22
list, purpose of IV.3-1
Load and dump buffer commands III.dev4100-10
Load, defined IV.A-6
Loads and stores II.cpu4231-11
loadscan IV.3-23
Local and remote operation subtests II.spu4000-25
LOCAL MAINTENANCE II.1-5, II.1-24
Local operation subtest II.spu4000-25
Locality of reference, defined IV.A-6
log IV.3-23
log, and *pause* IV.2-6
log, default setting IV.2-3
log, discussed IV.2-3
log off, purpose, table IV.2-4
log off -s -t IV.2-3
log, options, table IV.2-3
Log ring lock-on-error test II.pi2_4000-9
log -s, purpose, table IV.2-4
log -t, purpose, table IV.2-4
Logfile, how created IV.3-23
Logical address, defined II.E-1, IV.A-6
Logical cache, defined IV.A-6
Logical memory, defined IV.A-6
Logical operations IV.3-36
Logical pipes II.cpu4241-10
Longword, defined IV.A-6
loop, default setting IV.2-4

loop, discussed IV.2-4
loop off, purpose, table IV.2-4
loop, options, table IV.2-4
loop -s, purpose, table IV.2-4
loop -t, purpose, table IV.2-4
loop, with *pause* IV.2-5
LPIA freeze on error test II.pia4000-6
ls II.1-8
LSI. *See* Language specific information

M

Machine exceptions, defined IV.A-6
Machine to machine xmit/recv (subtest 400) III.dev5500-10
Main memory. *See* Memory, main
Main memory. *See* Physical memory
Main memory testing II.mem4000-18
Main memory testing by EBUS (address=data) II.mem4000-11
Main memory testing by EBUS (address=walk 1) II.mem4000-11
Main memory testing by EBUS (data=alternating) II.mem4000-11
Main memory testing by EBUS (refresh) II.mem4000-11
Main memory testing by EBUS (zones/unaligned addr.) II.mem4000-11
Maintenance track subtest II.spu2000-6
Manual mode, commands IV.2-1
Manual mode, diagnostic execution in IV.2-3
Manual mode, Dshell commands in IV.2-3
map II.1-10
MAPTST test III.io4000-7
margin II.1-10
Margin subtests II.spu4000-24
Maskable interrupt, defined IV.A-7
Master index. *See* Index, master
Master table of contents. *See* Table of contents, master
MAU. *See* Memory Array Unit
MBCU. *See* Multibus Control Unit
MBCU. *See* Multibus control unit
MBLBTST test III.io4000-8
Mbyte. *See* Megabyte
MCM II.1-11
Megabyte, defined IV.A-7
mem II.xxiv
mem, test category II.1-16, III.1-2
mem4000 II.1-14, II.1-19
mem4000, Arbitration gate array win queue II.mem4000-10
mem4000, Arbitration win logic subtest II.mem4000-10
mem4000, Class descriptions II.mem4000-8
mem4000, Crossbar write/read latching II.mem4000-12
mem4000, Default subtest sequence II.mem4000-8
mem4000, Double-bit ECC detection II.mem4000-20
mem4000, Double-bit ECC detection (check-bits) II.mem4000-15
mem4000, Double-bit ECC detection (data-bits) II.mem4000-14
mem4000, ECC functionality II.mem4000-12, II.mem4000-19
mem4000, ECC RAM testing II.mem4000-19
mem4000, ECC RAM testing by EBUS (data=ECC patterns) II.mem4000-12
mem4000, Functional areas tested II.mem4000-1
mem4000, Main memory testing II.mem4000-18
mem4000, Main memory testing by EBUS (address=data) II.mem4000-11
mem4000, Main memory testing by EBUS (address=walk 1) II.mem4000-11
mem4000, Main memory testing by EBUS (refresh) II.mem4000-11
mem4000, Main memory testing by EBUS (zones/unaligned addr.) II.mem4000-11
mem4000, Memory addressing subtests II.mem4000-19
mem4000, Memory bank independence II.mem4000-19
mem4000, Memory subsystem test II.mem4000-1
mem4000, Normal ECC parity II.mem4000-16

- mem4000*, Normal ECC/Parity II.mem4000-20
- mem4000*, Parity error detection II.mem4000-20
- mem4000*, Prerequisites and required equipment II.mem4000-2
- mem4000*, Prompt explanations II.mem4000-5
- mem4000*, Read parity error detection II.mem4000-17
- mem4000*, Required functional boards II.mem4000-3
- mem4000*, Reset signal subtest II.mem4000-10
- mem4000*, Sample test error message format II.mem4000-21
- mem4000*, Sample test parameter summary II.mem4000-7
- mem4000*, Scan testing of normal ECC/Parity II.mem4000-13
- mem4000*, Scan testing of write parity error detection II.mem4000-13
- mem4000*, Scrub operation II.mem4000-16
- mem4000*, Service Processor-Based tests of basic functionality II.mem4000-9
- mem4000*, Single-bit ECC detection II.mem4000-20
- mem4000*, Single-bit ECC detection (check-bits) II.mem4000-14
- mem4000*, Single-bit ECC detection (data-bits) II.mem4000-14
- mem4000*, Single-bit ECC detection (partial writes) II.mem4000-15
- mem4000*, Single-bit ECC detection (TAM) II.mem4000-16
- mem4000*, Test and modify via EBUS operations II.mem4000-12
- mem4000*, Test and modify via scan operations II.mem4000-11
- mem4000*, Test error messages II.mem4000-21
- mem4000*, Test invocation II.mem4000-3
- mem4000*, Test invocation sequence II.mem4000-4
- mem4000*, Test menu II.mem4000-4
- mem4000*, Test parameter menu II.mem4000-4
- memld* II.1-10
- Memory addressing subtests II.mem4000-19
- Memory allocation II.cpu4040-11
- Memory Array Unit III.io5000-1
- Memory arrays II.mem4000-1
- Memory bank independence II.mem4000-19
- Memory base pointer read test II.pi2_4000-9
- Memory Control Module. *See* MCM
- Memory, errors II.1-11
- Memory log run register (MEM_LOG) II.spu4000-12
- Memory, main, amount II.1-3
- Memory, main, errors, *mm_sniff* and II.1-12
- Memory, main, swapping II.1-8
- Memory management, defined IV.A-7
- Memory operations II.cpu4231-11
- Memory run register (MEM) II.spu4000-12
- Memory structures II.cpu4232-11
- Memory, subsystem test, *mem* for II.1-16, III.1-2
- Memory subsystem test, *mem4000* II.mem4000-1
- Memory, subsystem tests, prefix identifying II.xxiv
- Memory system, test program name for II.1-16, III.1-1
- Memory test II.pi2_4000-11
- Memory, utilities for II.1-9
- Menus, Dshell, illustrated IV.2-7
- Microcodes, defined IV.A-7
- Microcodes, in *ucode* directory II.1-20, II.1-21
- Microstore parity errors II.1-11
- Minimum to maximum track seeks subtest III.dev4100-13
- Miscellaneous registers, *spu1000* II.spu1000-20
- mm* II.1-10
- mminit* II.1-10
- mm_sniff* II.1-10
- mm_sniff*, purpose of II.1-11
- Mnemonic IV.3-42
- /mnt/bin*, directory II.1-20, II.1-21
- /mnt/bin.diaginit* II.1-22
- /mnt/errlog* II.1-11, II.1-12
- /mnt/errlog*, sample II.1-13
- /mnt/os/boot_cpu* II.1-25
- /mnt/os/bootspu* II.1-22
- /mnt/softlog* II.1-12
- /mnt/test* IV.2-7
- /mnt/test*, diagnostic utilities located in II.1-9
- /mnt/test*, directory II.1-20, II.1-21
- /mnt/user*, directory II.1-21
- /mnt/usr/lib/cop.out* II.1-25
- /mnt/usr/lib/cop.out.old* II.1-25
- /mnt/usr/lib/scnrng* II.1-24
- Mode. *See* Access mode
- Modem configuration, internal loopback (subtest 204) III.dev4300-13
- Modem configuration, physical loopback (subtest 304) III.dev4300-15
- Modem control testing III.dev4300-8
- Modems, with *contact* II.F-1, III.A-1, IV.B-1
- Modes of operation, selecting II.1-5
- Modified bit, defined II.E-1, IV.A-7
- Modified physical slot xmit/recv (subtest 201) III.dev4500-8, III.dev5500-8
- Modified physical/broadcast slot xmit/recv (subtest 204) III.dev4500-8, III.dev5500-9
- more* II.1-8, II.1-20
- Most significant bit (MSB) II.spu4000-15
- Motorola 68000 II.1-7
- msgs*, default setting IV.2-5
- msgs*, discussed IV.2-5
- Multibus cardcage, defined IV.A-7
- Multibus Control Unit III.io5000-1
- Multibus control unit, defined IV.A-7
- Multibus controller, defined IV.A-7
- Multibus, defined IV.A-7
- Multibus drawer, defined IV.A-8
- Multibus emulator controller test III.dev4600-1
- Multibus Ethernet controller functional test III.dev4500-1
- Multibus HYPERchannel controller test III.dev4510-1
- Multibus line printer test III.dev4400-1
- Multibus Plotter test III.dev4410-1
- Multibus ports, defined IV.A-8
- Multibus subsystem, defined IV.A-8
- Multibus Systech terminal test III.dev4300-1
- Multibus tests III.io4000-12
- Multibus voltages test III.io4000-13
- Multiple slot terms II.spu4000-7
- Multiply pipe II.cpu4241-32
- Multiprocessor diagnostics, *cpu4233* II.cpu4233-1
- Multi-user mode, defined IV.A-8

N

- Negate, defined IV.A-8
- Networks II.1-17, III.1-2
- Networks, device, test program for II.1-17, III.1-3
- No transfer response, Subtest 4260 III.io4120-19
- Nonbuffered device, *fsck* and II.1-23
- Nonexhaustive PCM pattern test II.cpx4000-8
- Non-present memory test II.pi2_4000-11
- Non-Processor memory (NPM) II.pia4000-8
- Non-resident calls II.cpu4231-10
- Non-resident memory pages II.cpu4231-1
- Non-resident page (NR) II.cpu4131-10
- Non-vector instructions II.cpu4231-8
- Non-vector uni-processor instruction tests II.cpu4232-1
- NOP command III.dev4100-10
- Normal ECC parity II.mem4000-16
- Normal ECC/Parity II.mem4000-13, II.mem4000-20
- Normal mode transfers, Subtest 5400 - 5403 III.io4120-24
- normal*, preset mode switches for II.1-7
- Normalization, defined IV.A-8
- normal-os*, *bootspu* and II.1-25
- normal.os*, purpose of II.1-6
- Notational conventions IV.xvi
- NPM boundary II.pia4000-8
- NPM edge test II.pia4000-8
- NPM fault II.pia4000-8
- Numerical register IV.3-30

O

odd_parity IV.3-24
 Offline tests II.1-16, III.1-2
 Offline tests, functional, program for II.1-17, III.1-3
 Online status test III.dev4200-10, III.dev5200-10
 Online tests II.1-16, III.1-2
 Online tests, functional, program for II.1-17, III.1-3
 Opcode, defined II.E-2, IV.A-8
 Opcodes sorted II.D-1
 Operand, defined II.E-2, IV.A-8
 Operands II.D-1
 Operating systems, UNIX II.1-8
 Operations of the controller III.dev4100-9
 Optimize, defined IV.A-8
 Ordering documentation, how to IV.xvii
 Orthogonality, defined IV.A-8
 Orthogonality, of registers IV.3-31
 Output bus, Subtest 232 III.io4120-12
 Output channel configuration, internal loopback (subtest 202) III.dev4300-12
 Output data enable register (ODENA) II.spu4000-12
 Output, redirecting IV.2-8
 Overall I/O address test II.cpx4000-7
 Overview, diagnostic documentation I.1-1
 Overview, diagnostic environment II.1-1, III.1-1, IV.1-1
 Overview, diagnostic file formats IV.5-1
 Overview, diagnostic utilities IV.4-1
 Overview, *dshell* II.2-1, III.3-1
 Overview, *Dshell* IV.2-1
 Overview, *Iscan* II.2-3, IV.3-1
 Overview, master index I.3-1
 Overview, master table of contents I.2-1
 Overview, problems, reporting II.F-1, III.A-1, IV.B-1
 Overview, VMEbus I/O Processor test III.io5000-1

P

p IV.2-7
 Packets, defined IV.A-8
 Page boundary operations II.cpu4010-8
 Page, defined II.E-2, IV.A-8
 Page faulting II.cpu4131-1
 Page faults II.cpu4231-10
 Page frame, defined II.E-2, IV.A-9
 Page table entry, defined II.E-2
 Page Table Entry. *See* PTE
 Pagefault, defined II.E-2, IV.A-9
 Parity bit programming III.dev4300-11, III.dev4300-15
 Parity checker test III.io5000-11
 Parity circuits III.dev4600-10
 Partly bidirectional II.spu4000-17
pause, default setting IV.2-6
pause, discussed IV.2-5
pause, options, table IV.2-6
pause, with *loop* IV.2-5
 PBREGIN register II.pia4000-6
 PBREGOUT register II.pia4000-6
 PBUS arbitration test II.pi2_4000-9
 PBUS, communication test III.io5000-9
 PBUS, defined IV.A-9
 PBUS header II.pia4000-8
 PBUS illegal header test II.pi2_4000-9
 PBUS integrity II.pi2_4000-8
 PBUS integrity test II.pia4000-6
 PBUS Interface Adapter 2 II.pi2_4000-1
 PBUS interface adapter (PIA) II.pia4000-1
 PBUS interface board(s) II.cpx4000-1, II.cpx4000-2, II.mem4000-1, II.pi2_4000-2, II.spu4000-1
 PBUS interface logic II.pi2_4000-1
 PBUS interrupt, Subtest 210 III.io4120-11
 PBUS interrupt, Subtest 400 III.io5000-14
 PBUS interrupt test, Subtest 200 III.io4000-9
 PBUS parity checker test II.pi2_4000-9, II.pia4000-7
 PBUS Test-and-clear III.io5000-10
 PBUS, Test-and-set III.io5000-10
 PBUS test-and-set, Subtest 220 III.io4120-12
 PBUS, test-and-set test III.io4000-10

PBUS X CCU run register (PBUS_X) II.spu4000-12
 PBUS Y CCU run register (PBUS_Y) II.spu4000-12
 PCM pattern testing II.cpx4000-9
 PCM RAM II.cpx4000-8, II.cpx4000-9
 PCM RAM test II.pi2_4000-9, II.pia4000-8
 PCM, *see* Physical configuration map (PCM)
 Peripheral bus (PBUS) II.pia4000-1
 Peripheral devices, subsystem tests, prefix identifying II.xxiv
 Peripheral devices, test program name for II.1-16, III.1-1
 Peripheral interface adapter. *See* PIA
 Peripheral test error codes III.dev4100-17, III.dev4110-49
 Peripherals, *dev*, test program for II.1-16, III.1-2
 Physical address, defined II.E-2, IV.A-9
 Physical cache, defined IV.A-9
 Physical configuration map (PCM) II.cpu4010-1, II.cpu4010-13, II.cpx4000-6, II.cpx4000-8, II.cpx4000-9
 Physical configuration register (PCR) II.spu4000-12
 Physical loopback tests III.dev4300-14
 Physical memory, defined IV.A-9
 PI2 functional test, *pi2_4000* II.pi2_4000-1
 PI2, *see* PBUS interface board(s)
pi2_4000, Arbitration queue RAM test II.pi2_4000-10
pi2_4000, Class description II.pi2_4000-6
pi2_4000, Clock alignment test II.pi2_4000-8
pi2_4000, Clock state machine test II.pi2_4000-8
pi2_4000, EBUS parity checker test II.pi2_4000-10
pi2_4000, Functional areas tested II.pi2_4000-2
pi2_4000, Hard error test II.pi2_4000-11
pi2_4000, Interrupt function test II.pi2_4000-12
pi2_4000, Log ring lock-on-error test II.pi2_4000-9
pi2_4000, Memory base pointer read test II.pi2_4000-9
pi2_4000, Memory test II.pi2_4000-11
pi2_4000, Modes of operation II.pi2_4000-12
pi2_4000, Non-present memory (NPM) test II.pi2_4000-11
pi2_4000, PBUS arbitration test II.pi2_4000-9
pi2_4000, PBUS integrity test II.pi2_4000-8
pi2_4000, PBUS parity checker test II.pi2_4000-9
pi2_4000, PCM RAM test II.pi2_4000-9
pi2_4000, PI2 functional subtests II.pi2_4000-6
pi2_4000, PI2 functional test II.pi2_4000-1
pi2_4000, Prerequisites and required equipment II.pi2_4000-3
pi2_4000, Read transfer test II.pi2_4000-11
pi2_4000, Required functional boards II.pi2_4000-3
pi2_4000, Return queue RAM test II.pi2_4000-10
pi2_4000, Scan language test modification II.pi2_4000-12
pi2_4000, Source files II.pi2_4000-12
pi2_4000, Specific Error Messages II.pi2_4000-12
pi2_4000, Subtest descriptions II.pi2_4000-8
pi2_4000, Test and modify (TAM) transfer test II.pi2_4000-11
pi2_4000, Test invocation II.pi2_4000-3
pi2_4000, Test invocation sequence II.pi2_4000-4
pi2_4000, Write data parity error test II.pi2_4000-12
pi2_4000, Write transfer test II.pi2_4000-10
pi2_4000, Write/Control queue RAM test II.pi2_4000-10
pia II.xxiv
 PIA functional subtests II.pia4000-5
 PIA functional test II.pia4000-1
 PIA, subsystem tests, prefix identifying II.xxiv
pia4000 II.1-14, II.1-19
pia4000, Bad PBUS header detection test II.pia4000-8
pia4000, Class description II.pia4000-4
pia4000, EBUS parity checker test II.pia4000-7
pia4000, Forced PBUS cycle test II.pia4000-8
pia4000, Functional areas tested II.pia4000-2
pia4000, Interrupt arbiter state machine test II.pia4000-8
pia4000, LPIA freeze on error test II.pia4000-6
pia4000, NPM edge test II.pia4000-8
pia4000, PBUS integrity test II.pia4000-6
pia4000, PBUS parity checker test II.pia4000-7
pia4000, PCM RAM test II.pia4000-8
pia4000, PIA functional test II.pia4000-1
pia4000, Prerequisites and required equipment II.pia4000-3
pia4000, Read queue fill/empty logic test II.pia4000-7
pia4000, Read queue register file test II.pia4000-7

pia4000, Required functional boards II.pia4000-3
pia4000, Reset/Align of scan OK bits II.pia4000-6
pia4000, Scan OK sequence test (multi-clock)
 II.pia4000-6
pia4000, Scan OK sequence test (single clock)
 II.pia4000-6
pia4000, SP2 EBUS arbitration test II.pia4000-8
pia4000, Subtest descriptions II.pia4000-6
pia4000, Subtest error descriptions II.pia4000-9
pia4000, Test invocation II.pia4000-3
pia4000, Test invocation sequence II.pia4000-3
pia4000, Write control queue fill/empty logic test
 II.pia4000-7
pia4000, Write control queue pattern test II.pia4000-7
 PIA/CCU scan OK sequence test (multi-clock)
 II.pia4000-6
 PIA/CCU scan OK sequence test (single clock)
 II.pia4000-6
 Pipeline, defined IV.A-9
 Pipeline error test III.dev5200-14
 Pipeline write forward test III.dev5200-14
 PIT functionality test II.cpx4000-11
 PIT registers II.cpx4000-11
 PIT, *see* Programmable interrupt timer (PIT)
 PIT status register II.cpx4000-11
 PIX/PIY, *see* PBUS interface board(s)
 Port configuration, physical loopback (subtest 300)
 III.dev4300-15
 Port configuration subtest, internal loopback (subtest 200)
 III.dev4300-11
 Porting, defined IV.A-9
 Power supply errors II.1-11
 Precedence IV.3-37
 Prefixes, identifying tests, chart II.xxiv
 Preset mode, switch settings for, table II.1-7
preset, purpose of II.1-7
print IV.3-24
 Printers II.1-17, III.1-2
 Printers, device, test program for II.1-17, III.1-3
printf(), in C IV.3-24
 Priority, defined IV.A-9
 Privileged instruction II.E-2, IV.A-9
 Privileged instructions II.cpu4131-1, II.cpu4231-1,
 II.cpu4233-1, II.cpu4231-8
 Privileged instructions and architectural features, *cpu4131*
 II.cpu4131-1
 Problems, reporting II.F-1, III.A-1, IV.B-1
 Procedure for Reformatting one SMD disk track
 III.dev5130-39
 Procedure for Reformatting one SMD track
 III.dev4110-26
 Process control instructions II.cpu4232-14
 Process, defined IV.A-9
 Process exception, defined IV.A-9
 Processor cabinet, defined IV.A-9
 Processor caches II.cpu4231-1
 Processor configuration memory (PCM) II.pia4000-8
 Processor soft errors II.cpx4000-6
 Processor status word, defined II.E-2, IV.A-10
 profile II.1-22
 Program counter (PC) II.cpu4030-16
 Programmable interrupt timer II.spu4000-24
 Programmable interrupt timer, defined IV.A-10
 Programmable interrupt timer (PIT) II.cpx4000-6,
 II.cpx4000-7, II.cpx4000-11
 Programmed I/O loopback III.dev4600-8
 Programming, unconditional branching IV.3-36
 Prompt explanations III.dev4100-5
 Prompts, : IV.2-1
 Prompts, spu> IV.2-1
 Protection, defined IV.A-10
prtlog II.1-12
prtlog, and *errintd* II.1-11
 PSW. *See* Processor status word
 pte cache II.cpu4231-13
 PTE, cache parity errors II.1-11
 PTE, defined IV.A-9
 PTE. *See* Page table entry II.E-2
pte_cache II.1-10
pup, defined II.1-25

Push, defined IV.A-10
put IV.3-25
pwd II.1-20

Q

q IV.2-7
 Queue, defined IV.A-10
quit, clean-up routine upon terminating IV.2-2
quit, purpose of, table IV.2-2
 Quotient, defined IV.A-10

R

RAM1 test III.io4000-7
 RAM2 test III.io4000-7
 RAMs II.pi2_4000-1
 Random read subtest II.spu2000-8
 Random seek subtest III.dev4100-13
 Raw. *See* Buffered device
 Read command, subtest III.dev4100-11
 Read, defined IV.A-10
 Read drive status command III.dev4100-10
 Read drive status command subtest III.dev4100-9
 Read header, data, and ECC commands III.dev4100-11
 Read parity error detection II.mem4000-17
 Read queue fill/empty logic test II.pia4000-7
 Read queue register file test II.pia4000-7
 Read subtest II.spu2000-8
 Read track header command III.dev4100-10
 Read transfer test II.pi2_4000-11
 Reader's forum 1
 Reader's Forum II.xxv, IV.xviii
 Real physical slot only xmit/recv (subtest 300)
 III.dev4500-9, III.dev5500-9
 Real physical slot xmit/recv (subtest 200) III.dev4500-8,
 III.dev5500-8
 Real physical/broadcast slot xmit/recv (subtest 203)
 III.dev4500-8, III.dev5500-8
 Real time clock II.1-7, II.spu4000-11
 Real time clock subtest II.spu4000-13
 Rebooting, after modifying root file II.1-24
 Rebooting, command for II.1-6
 Rebooting, from SECURE EXECUTION II.1-6
 Recursion, defined IV.A-10
 Reduced instruction set computer, defined IV.A-10
 Reductions, defined IV.A-10
 Referenced and modified bits, *cpu4010* II.cpu4010-1
 Referenced and modified bits (R&M) II.cpu4010-1,
 II.cpx4000-9
 Reformat one SMD disk track III.dev5130-39
 Reformat one SMD track III.dev4110-26
 Register access parity error, Subtest 4130 III.io4120-16
 Register, defined II.E-2, IV.A-10
 Register definitions II.C-1
 Register dump display screen II.C-1
 Register dump screen II.C-1
 Register response code, subtest 420 III.io4120-16
 Registers, discussed IV.3-30
 Remote diagnostics port, discussed II.1-3
 Remote error codes, *spu1000* II.spu1000-13
 Remote invalidates II.cpu4231-1, II.cpu4231-13
 REMOTE MAINTENANCE II.1-24
 Remote operation subtest II.spu4000-25
 Reporting problems II.xxv, III.xxvi, IV.xviii
 Reservation, defined IV.A-10
RESET II.1-5
reset IV.3-26
 Reset and self-test (subtest 100) III.dev4300-9
 Reset capability III.dev4600-8
 Reset, defined IV.A-10
RESET switch, defined IV.A-10
 Reset system subtest II.cpx4000-5
 Reset/Align of scan OK bits subtest II.pia4000-6
restore IV.3-26
 Return Queue RAM test II.pi2_4000-10
 Return statement IV.3-40

Master Index

Revision and update sheet 3
Revision, of board levels IV.3-14
Revision sheet 3
Ring maximization, defined IV.A-11
Ring wrapping II.cpu4030-16
Rings, defined IV.A-10
Rings, names IV.3-8
Rings, saving, across sessions IV.3-17, IV.3-29
Rings. *See also* Scan rings
RISC. *See* Reduced instruction set computer
ritchie IV.3-26
R&M, *see* Referenced and modified bits (R&M)
Root directory, defined IV.A-11
Round bit, defined IV.A-11
Rounding, defined IV.A-11
Rounding, unbiased, defined IV.A-13
RTS assertion test III.dev4300-12
run IV.3-27
Run halt register (RHR) II.spu4000-12
Run-arm circuitry II.spu4000-12
Runtime, defined IV.A-11

S

-s IV.2-3
Sample end message III.dev4500-9, III.dev5500-12
Sample error message III.dev4500-9, III.dev5500-11
Sample pass/fail printout III.dev4500-9, III.dev5500-10
save IV.3-27
Saving rings, across sessions IV.3-17, IV.3-29
Scalar building block test, *cpu4030* II.cpu4030-1
Scalar instructions II.cpu4232-1, II.cpu4232-12
Scan bits test II.pia4000-6
Scan bus, discussed II.1-3
Scan data register II.spu4000-15
Scan loopback subtest II.spu4000-14
Scan registers II.pi2_4000-1
Scan reset II.pia4000-6
Scan ring configuration II.1-3
Scan ring, defined II.1-3
Scan ring integrity subtests II.spu4000-17
Scan rings, accessing IV.3-8
Scan rings, and *diaginit* II.1-24
Scan rings, and *scan_builder* IV.3-1
Scan rings, bus architecture, illustrated IV.3-4
Scan rings, concept of IV.3-1
Scan rings, copying, from slot to slot IV.3-28
Scan rings, defined IV.3-1, IV.3-6
Scan rings, field names, discussed IV.3-8
Scan rings, names of, and boards IV.3-8
Scan rings, naming IV.3-1
Scan testing of normal ECC/Parity II.mem4000-13
Scan testing of write parity error detection
II.mem4000-13
scan_builder IV.3-1, IV.3-8
Scan-language interface II.pi2_4000-1
Scan-language test modification II.pi2_4000-12
Scatter, defined IV.A-11
Scatter/gather operation (subtest 206) III.dev4500-8,
III.dev5500-9
sclr IV.3-28
SCM II.1-11
SCM / ESM BUS II.spu4000-25
SCM interface bus II.spu4000-25
SCM interface verification II.spu4000-24
scn, directory II.1-20, II.1-21
scnclear IV.3-28
scn.dumpfile IV.3-17
scnlink II.1-20
scnlink, discussed II.1-25
scnlink utility II.spu4000-4
scnout IV.3-28
scn_rings II.1-20
Screen mnemonic IV.3-42
Screen mode, format, specifying IV.3-2
Screen specifications IV.3-2, IV.3-11
screens IV.3-28
Screens, directing output to IV.2-8

Screens, test outputs to II.2-1, III.3-1, IV.2-1
Script files, Dshell IV.2-9
Scripts, for screen mode IV.3-2
Scripts, predefined II.2-1, III.3-1, IV.2-1
Scrub operation II.mem4000-16
SCSI II.1-2, II.1-7
SDR. *See* Segment descriptor register
SECURE EXECUTION II.1-5
SECURE EXECUTION, rebooting from II.1-6
Seek command III.dev4100-11
Seek subtest II.spu2000-9
Segment, defined II.E-2, IV.A-11
Segment descriptor register, defined IV.A-11
Segmented ALU, defined IV.A-11
Self-tests II.1-16, III.1-2
Self-tests, Service Processor, command for II.1-6
Self-tests, test program for II.1-17, III.1-3
Sequencer errors, Xylogics test III.dev4100-26
Serial number subtest II.spu4000-12
Service Processor II.xxiv
Service Processor control registers II.spu4000-11
Service Processor disk/tape format function II.spu2000-3
Service processor, Dshell and, introduction IV.2-1
Service Processor EBUS interface II.mem4000-8
Service Processor EPROM-Based Self-Test II.spu1000-1
Service Processor, error codes II.spu1000-7
Service Processor, error loggers II.1-9
Service Processor, error logging II.1-11
Service Processor, error logging and II.1-11
Service Processor, file system, errors, on screen II.1-23
Service Processor, file system problems II.1-23
Service Processor Interface test, *spu4000* II.spu4000-1
Service Processor, interrupts II.1-3
Service Processor, logic II.1-7
Service Processor, object codes, in */mnt/test* directory
II.1-20
Service Processor, operating system II.1-8
Service Processor peripheral test II.spu2000-1
Service Processor peripheral test prompts II.spu2000-5
Service Processor peripheral test user interface
II.spu2000-1
Service Processor, real time clock II.1-7
Service processor registers II.spu4000-11
Service Processor run-arm circuitry II.spu4000-11
Service Processor, scan rings controlled by II.1-3
Service Processor, self-test, command for II.1-6
Service Processor Self-Test error reporting II.spu1000-6
Service processor (SP) II.cpx4000-1, II.cpx4000-6
Service Processor, *spu1000* self-test and II.1-6
Service Processor, subsystem test, *spu* for II.1-16
Service Processor, subsystem tests, prefix identifying
II.xxiv
Service Processor, *.t* programs and II.1-15
Service Processor, test program name for II.1-16
Service Processor Unit. *See* SP2/SP4
Service Processor Unit. *See* SPU
set automatic-reboot, purpose of II.1-6
set boot-device, purpose of II.1-6
set location-of-bootstrap, purpose of II.1-6
set mode of operation II.1-6
set os-options, purpose of II.1-7
set power-up-reboot, purpose of II.1-6
set, purpose of II.1-6
set spu-selftest, purpose of II.1-6
set, vs. *preset* II.1-7
sfpread II.1-25
Shell IV.3-13
Shift, defined IV.A-11
Single CPU testing II.cpu4232-1
Single slot terms II.spu4000-7
Single-bit ECC detection II.mem4000-20
Single-bit ECC detection (check-bits) II.mem4000-14
Single-bit ECC detection (data-bits) II.mem4000-14
Single-bit ECC detection (partial writes) II.mem4000-15
Single-bit ECC detection (TAM) II.mem4000-16
Single-bit errors II.1-11, II.mem4000-14, II.mem4000-20
Single-character input on/off, internal loopback (subtest
205) III.dev4300-13
Single-character mode, all patterns, internal loopback
(subtest 220) III.dev4300-13

- Single-character mode, all patterns, physical loopback (subtest 320) III.dev4300-16
- Single-character mode, random data, internal loopback (subtest 221) III.dev4300-13
- Single-character mode, random data, physical loopback (subtest 321) III.dev4300-16
- Single(s), defined IV.A-11
- Slave mode transfer, Subtest 5200 - 5207 III.io4120-23
- Slots. *See* Scan rings
- Small Computer System Interface. *See* SCSI
- SMB. *See* System monitor board
- SMD Disk Formatter, and Interactive Test III.dev4110-1
- SMD, system formatting III.dev4110-13, III.dev4110-20
- SMD, tests requiring III.dev4100-9
- Soft error subtests II.spu4000-20
- Soft errors, discussed II.1-11, II.1-12
- Soft errors, log file, directory II.1-12
- Soft errors, log, layout, example II.1-12
- Soft front panel II.spu1000-3
- Soft front panel, commands II.1-22
- Soft front panel, commands, entering, note on II.1-5
- Soft front panel, commands, listing II.1-8
- Soft front panel, commands, overview II.1-5
- Soft front panel, default configuration for II.1-7
- Soft front panel, defined IV.A-11
- Soft front panel, discussed II.1-5
- Soft front panel, display, example II.1-5
- Soft front panel, figure II.spu1000-3
- Soft front panel help screen II.spu1000-3
- Soft front panel, *reboot* to return to II.1-24
- Soft front panel, summary II.1-5
- Soft front panel, switches, displaying II.1-7
- Soft front panel, terminating, *boot* for II.1-7
- Soft front panel, ways to enter II.1-5
- Software control/status register IV.3-30
- Software device driver, defined IV.A-11
- Source, defined IV.A-12
- SP, *see* Service Processor
- SP2 EBUS arbitration test II.pia4000-8
- SP2, subsystem test, *spu* for III.1-2
- SP2, *.t* programs and III.1-1
- SP2, test program name for III.1-1
- SP2/SP4, discussed II.1-2
- sp2util* II.1-10
- Spatial reference IV.A-12
- Spawning a shell IV.3-13
- Specifications, types IV.3-2
- SPU III.io5000-1
- spu*> IV.2-1
- SPU, *dshell* and, introduction II.2-1, III.3-1
- SPU hardware utility II.spu2000-5
- SPU tape cartridge, defined IV.A-12
- SPU tape drive, defined IV.A-12
- spu*, test category II.1-16, III.1-2
- SPU UNIX, *access* and IV.2-1
- SPU UNIX, booting, discussed II.1-22
- SPU UNIX, booting, process II.1-22
- SPU UNIX, bootstrap program II.1-5
- SPU UNIX, defined IV.A-12
- SPU UNIX, *diagnostic* and II.1-6
- SPU UNIX error messages II.B-1
- SPU UNIX, */etc/reboot* and II.1-5
- SPU UNIX Messages II.B-1
- SPU UNIX, *spu1000* self-test for II.1-6
- SPU UNIX, terminating, with *boot* II.1-7
- SPU UNIX Utilities Manual II.1-8
- SPU winchester disk parameters II.spu2000-4
- spu1000* II.1-6, II.1-14, II.1-19
- spu1000* II.spu1000-1
- spu1000*, 68000 instructions verification II.spu1000-7
- spu1000*, automatic self-test mode II.spu1000-4
- spu1000*, Boot device error codes II.spu1000-16
- spu1000*, Console error test table II.spu1000-12
- spu1000*, CPU1 error codes II.spu1000-8
- spu1000*, CPU1 subtest II.spu1000-7
- spu1000*, CPU2 error codes II.spu1000-9
- spu1000*, CPU2 subtest II.spu1000-8
- spu1000*, CPU3 error codes II.spu1000-11
- spu1000*, CPU3 subtest II.spu1000-10
- spu1000*, DMAC error codes II.spu1000-20
- spu1000*, error reporting II.spu1000-6
- spu1000*, functional areas tested II.spu1000-2
- spu1000*, invocation II.spu1000-3
- spu1000*, Mapper error codes II.spu1000-15
- spu1000*, Miscellaneous error codes II.spu1000-20
- spu1000*, Miscellaneous registers II.spu1000-20
- spu1000*, RAM1 error codes II.spu1000-10
- spu1000*, RAM1 subtest II.spu1000-9
- spu1000*, RAM2 error codes II.spu1000-14
- spu1000*, RAM3 error codes II.spu1000-16
- spu1000*, RAM3 subtest II.spu1000-15
- spu1000*, Remote error codes II.spu1000-13
- spu1000*, Remote subtest II.spu1000-12
- spu1000*, ROM error codes II.spu1000-8
- spu1000*, ROM subtest II.spu1000-8
- spu1000*, subtest descriptions II.spu1000-5
- spu1000*, Timer error test II.spu1000-12
- spu1000*, Timer error test table II.spu1000-12
- spu1000*, Timer subtest II.spu1000-11
- spu10000*, II.spu1000-13
- spu2000* II.1-20, II.1-22
- spu2000* (Service Processor peripheral test) II.spu2000-1
- spu4000* II.1-14, II.1-19
- spu4000*, Board ID subtest II.spu4000-15
- spu4000*, Class descriptions II.spu4000-9
- spu4000*, Configuration menu II.spu4000-4
- spu4000*, CPU FRU configuration terms II.spu4000-7
- spu4000*, Default invocation sequence II.spu4000-6
- spu4000*, EBUS controller subtest II.spu4000-22
- spu4000*, EBUS population map RAM subtest II.spu4000-22
- spu4000*, EBUS population map verification II.spu4000-23
- spu4000*, EBUS transfer test II.spu4000-23
- spu4000*, EBUS window RAM subtest II.spu4000-22
- spu4000*, Functional areas tested II.spu4000-2
- spu4000*, Hard error subtests II.spu4000-19
- spu4000*, Interrupt bus integrity subtests II.spu4000-24
- spu4000*, Invocation and default sequence II.spu4000-6
- spu4000*, Local and remote operation subtest II.spu4000-25
- spu4000*, Margin subtests II.spu4000-24
- spu4000*, Memory and I/O FRU configuration terms II.spu4000-9
- spu4000*, Multiple slot terms II.spu4000-7
- spu4000*, Real time clock subtest II.spu4000-13
- spu4000*, Registers tested II.spu4000-11
- spu4000*, Run-arm circuitry subtest II.spu4000-12
- spu4000*, Sample configuration menu II.spu4000-4
- spu4000*, Scan loopback subtest II.spu4000-14
- spu4000*, Scan ring integrity subtests II.spu4000-17
- spu4000*, SCM / ESM BUS subtest II.spu4000-25
- spu4000*, Single slot terms II.spu4000-7
- spu4000*, Soft error subtests II.spu4000-20
- spu4000*, Subtest descriptions II.spu4000-10
- spu4000*, System serial number subtest II.spu4000-12
- spu4000*, Test classes II.spu4000-9
- spu4000*, Test error messages II.spu4000-26
- spu4000*, Test invocation II.spu4000-3
- sputil* II.pi2_4000-1
- Stack, defined IV.A-12
- /stand*, directory II.1-20, II.1-21
- Standalone tests II.1-16, III.1-2
- Standalone tests, in */stand* directory II.1-20, II.1-21
- standard* II.1-7
- standard*, preset mode switches for II.1-7
- status*, discussed IV.2-3
- status register verification, Subtest 270 III.io4120-14
- Sticky bit, defined IV.A-12
- Stop bit programming III.dev4300-11, III.dev4300-15
- Store, defined IV.A-12
- String, definition of IV.3-14
- String name example IV.3-14
- String name syntax IV.3-14
- Structured programming IV.3-36
- STTx III.dev4600-8
- Subroutine calls II.cpu4231-10
- Subroutine, defined IV.A-12
- Subroutine returns II.cpu4231-10
- Subsystems, *cat* for II.1-15, III.1-1
- Subsystems, resetting IV.3-26

Master Index

- Subtest 100 III.io5000-6
- Subtest 100, Defect Input for SMDs III.dev4110-14
- Subtest 100, HSP reset III.io4120-7
- Subtest 101, Format Subtest for SMDs III.dev4110-18
- Subtest 101, HSP self-test III.io4120-7
- Subtest 102, HSP Memory initialization III.io4120-9
- Subtest 102, Initialize Diagnostic Cylinder III.dev4110-19
- Subtest 103, HSP boot III.io4120-10
- Subtest 103, Verify System Format of SMD III.dev4110-19
- Subtest 104, Diagnostic Cylinder Test III.dev4110-19
- Subtest 200, Interactive Test of SMDs III.dev4110-20
- Subtest 200, PBUS interrupt III.io4000-9
- Subtest 210, PBUS interrupt III.io4120-11
- Subtest 220, PBUS test-and-set III.io4120-12
- Subtest 230, ATU memory pattern III.io4120-12
- Subtest 230, Line clock interrupt III.io5000-10
- Subtest 231, CSR memory pattern III.io4120-12
- Subtest 232, output bus III.io4120-12
- Subtest 233, device buffer memory pattern III.io4120-12
- Subtest 240, ATU physical address mode header III.io4120-12
- Subtest 241, ATU virtual address mode header III.io4120-13
- Subtest 250, ATU virtual address translation III.io4120-13
- Subtest 250, VIOP microprocessor clock margin III.io5000-10
- Subtest 251, ATU memory parity error detection III.io4120-13
- Subtest 251, VIOP cache buffer tag III.io5000-11
- Subtest 252, ATU *ple* error detection III.io4120-13
- Subtest 261, parity checker III.io5000-11
- Subtest 270, Status register verification III.io4120-14
- Subtest 280, Line clock interrupt III.io4120-14
- Subtest 303 - Initialize Diagnostic Cylinder III.dev5130-31
- Subtest 304 - Verify System Format of SMD III.dev5130-31
- Subtest 305 - Diagnostic Cylinder Test III.dev5130-32
- Subtest 306 - Verify Pattern Test Error Threshold III.dev5130-32
- Subtest 310 III.io5000-14
- Subtest 311 III.io5000-14
- Subtest 312 III.io5000-14
- Subtest 400 - Interactive Test of SMDs III.dev5130-32
- Subtest 400, PBUS interrupt III.io5000-14
- Subtest 4100, HIA reset III.io4120-15
- Subtest 4101, HIA Voltage III.io4120-16
- Subtest 4110, register access, HSP clock 0 III.io4120-16
- Subtest 4111, register access, HSP clock 1 III.io4120-16
- Subtest 4112, register access, HSP clock 2 III.io4120-16
- Subtest 4113, register access, HSP clock 3 III.io4120-16
- Subtest 4120, Illegal register request III.io4120-16
- Subtest 4130, Register Access parity Error III.io4120-16
- Subtest 4140, HIA Channel Interrupt III.io4120-17
- Subtest 4220, HSP ATU Parity Error Detection III.io4120-18
- Subtest 4230, HSP I/O Access Bit Verification III.io4120-18
- Subtest 4240, ATU PBUS error detection III.io4120-18
- Subtest 4250, Checkword Verification III.io4120-19
- Subtest 4260, No transfer response III.io4120-19
- Subtest 4270, Illegal command detection III.io4120-19
- Subtest 4280, Data parity error transfer III.io4120-19
- Subtest 4990, 4991, HIA Internal Loopback III.io4120-19
- Subtest 4992, 4993, HIA External Loopback III.io4120-19
- Subtest 4994, 4995, HIA local slave mode transfers III.io4120-20
- Subtest 4999, CONVEX Register Compliance III.io4120-20
- Subtest 500 VBCU cable pattern III.io5000-15
- Subtest 5000, User Interface Reset III.io4120-22
- Subtest 501 III.io5000-15
- Subtest 5010, FSE Ram III.io4120-22
- Subtest 5020, User Register Error III.io4120-22
- Subtest 5030, User Interrupt III.io4120-23
- Subtest 5180 - 5187, 5190 - 5197, HIA/FSE Local Transfers III.io4120-23
- Subtest 5200 - 5207, Slave Mode Transfers III.io4120-23
- Subtest 5300 - 5307, Chain Mode Transfers III.io4120-23
- Subtest 5400 - 5403, Normal Mode Transfers III.io4120-24
- Subtest 5500 - 5503, Extended Mode Transfers III.io4120-24
- Subtest 5600, Kill Channel III.io4120-24
- Subtest 5610, Data Modulation III.io4120-24
- Subtest 5620, DMA Enable Bit III.io4120-25
- Subtest 5640, Data Parity Detection III.io4120-25
- Subtest 5650, Transfer Error from HSP III.io4120-25
- Subtest 5660, User Read Parity Error Signal III.io4120-25
- Subtest 5670, Clock Selection III.io4120-25
- Subtest 601 III.io5000-16
- Subtest descriptions II.spu2000-5, III.dev4100-9, III.dev4110-13, III.dev4410-8, III.dev4600-8
- Subtests III.dev4300-8
- Subtests 4110 - 4113 III.io4120-16
- Subtests, configurations, table IV.2-9
- Subtests, descriptions III.io5000-4
- Subtests, in *tables* directory II.1-20, II.1-21
- Subtests, looping IV.2-4
- Superuser, defined IV.A-12
- Supervisor, defined IV.A-12
- Switches, for soft front panel display, table II.1-7
- Switches, state of, displaying II.1-7
- Synonym list IV.3-44
- Synonym specifications IV.3-2
- sysreset* II.1-10
- System calls II.cpu4231-8
- System console, defined IV.A-12
- System control module, defined IV.A-12
- System Control Monitor. *See* SCM
- System exceptions, defined IV.A-12
- System Formatting of SMD Drives III.dev4110-1, III.dev4110-13, III.dev4110-18
- System initialization, after *^B* IV.2-2
- System manager, defined IV.A-12
- System monitor board, defined IV.A-12
- System reset register (SRR) II.spu4000-12
- System serial number subtest II.spu4000-12
- System status display, defined IV.A-12

T

- t* II.1-15, III.1-1
- t* IV.2-3
- t* IV.2-7
- .t*, test programs, in */mnt/test* directory II.1-20
- Table of contents, master, overview I.2-1
- tables*, directory II.1-20, II.1-21
- TAC, *preset* and II.1-7
- TAC: reporting problems II.xxv, III.xxvi
- TAC, reporting problems to III.A-1, IV.xviii
- TAC. *See* Technical Assistance Center
- Tag, defined IV.A-13
- Tape, block read function III.dev4200-13, III.dev5200-13
- Tape, block skip backward III.dev4200-14, III.dev5200-14
- Tape, block skip forward III.dev4200-13, III.dev4200-14, III.dev5200-13, III.dev5200-14
- Tape, controller II.1-7
- Tape, end-of-tape sensing III.dev4200-14, III.dev5200-14
- Tape, erase gap test III.dev4200-14, III.dev5200-14
- Tape, file skip backward III.dev4200-13, III.dev5200-13
- Tape, file skip forward III.dev4200-12, III.dev5200-12
- Tape, force parity error III.dev4200-14, III.dev5200-14
- Tape, pipeline error test III.dev5200-14
- Tape, pipeline write forward III.dev5200-14
- Tape, read backward III.dev4200-13, III.dev5200-13
- Tape, read fixed length records III.dev4200-15, III.dev5200-15
- Tape, read forward III.dev4200-13, III.dev5200-13
- Tape, read variable length records III.dev4200-15, III.dev5200-16
- Tape subsystem class descriptions III.dev4200-8, III.dev5200-8
- Tape unit test III.dev4200-1, III.dev5200-1
- Tape units II.1-17, III.1-2

Tape units, test program for II.1-17, III.1-3
 Tape, write III.dev4200-13, III.dev5200-13
 Tape, write chained data files III.dev4200-16,
 III.dev5200-16
 Tape, write fixed length records III.dev4200-14,
 III.dev5200-15
 Tape, write variable length records III.dev4200-15,
 III.dev5200-15
 Tapes, booting SPU UNIX from II.1-22
 Tapes, cartridge II.1-2
 Tapes, release, contents of II.1-21
 TAS/TAC operations II.mem4000-12
 Technical Assistance Center, reporting problems to
 II.F-1, IV.B-1
 Technical Assistance Center. *See* TAC
 /temp, directory II.1-20, II.1-22
 Terminals II.1-17, III.1-2
 Terminals, test program for II.1-17, III.1-3
 Terminators II.cpu4231-2
 Test and Clear (TAC) II.pi2_4000-11
 Test and clear (TAC) II.pia4000-8
 Test and modify (TAM) II.mem4000-11
 Test and Modify (TAM) II.pi2_4000-11
 Test and modify via EBUS operations II.mem4000-12
 Test and modify via scan operations II.mem4000-11
 Test and Set (TAS) II.pi2_4000-11
 Test and set (TAS) II.pia4000-8
 test, discussed IV.2-6
 test, options, table IV.2-7
 Test parameter menu III.dev4200-3, III.dev4300-3,
 III.dev4400-3, III.dev4410-3, III.dev4500-3,
 III.dev5200-3
 Test parameter query III.dev4600-3
 Test parameters III.dev4100-4, III.dev4110-4,
 III.dev4110-21, III.dev5130-33
 Test program invocation III.dev4410-1
 Test program invocation, dev4600 III.dev4600-2
 Test programs, categories II.1-16, III.1-1
 Test programs, categories, table II.1-16, III.1-2
 Test programs, current name assignments, listed II.1-19,
 III.1-4
 Test programs, device types II.1-17, III.1-2
 Test programs, execution order, suggested, chart II.1-14
 Test programs, names, examples II.1-18, III.1-3
 Test programs, naming conventions II.1-15, III.1-1
 Test programs, types II.1-16, III.1-2
 Test programs, types, table II.1-16, II.1-17, III.1-2, III.1-3
 Test, read chained file III.dev4200-16, III.dev5200-16
 Test result register (TRR) II.spu4000-12
 testflags IV.2-3
 Tests, failures, log entries IV.2-4
 Tests, layout of II.xxiii
 Tests, looping IV.2-4
 Tests, options, selecting II.2-1, III.3-1, IV.2-1
 Tests, order of, arranging IV.2-8
 Tests, output, selecting II.2-1, III.3-1, IV.2-1
 Tests, repeating, loop for IV.2-4
 Thread creation II.cpu4233-1
 Thread id register (TID) II.cpu4232-1
 Thread termination II.cpu4233-1
 Thread timer register (TTR) II.cpu4232-1
 Thread-level addressing II.cpu4231-8
 TID, *see* Thread id register (TID)
 Time of century counter (TOC) II.cpx4000-6,
 II.cpx4000-7, II.cpx4000-11
 Timeout tables, in tables directory II.1-20, II.1-21
 Timer and PCM hard errors II.cpx4000-6
 Timer subtest (subtest 102) III.dev4300-9
 Timer synchronization instructions II.cpu4232-15
 Timers II.1-7
 Timesharing, command for II.1-6
 TOC data register II.cpx4000-11
 TOC functionality test II.cpx4000-11
 TOC, *see* Time of century counter (TOC)
 Trace of instruction execution, defined IV.A-13
 Track Relocation Area Description III.dev5130-75
 Transfer error from HSP, Subtest 5650 III.io4120-25
 Trap, defined IV.A-13
 Trapping instructions II.cpu4232-15
 Trojan horse pointer, defined IV.A-13

Trouble reports II.xxv, III.xxvi, IV.xviii
 True zero, defined IV.A-13
 TTR, *see* Thread timer register (TTR) II.cpu4232-1

 U

UART II.1-7
 ucode, directory II.1-20, II.1-21
 Unbiased rounding, defined IV.A-13
 undump IV.3-17, IV.3-29
 Universal Asynchronous Receiver-Transmitters. *See* UART
 unix II.1-22
 UNIX IV.3-41
 UNIX, and pause IV.2-6
 UNIX commands, issued from lscan IV.3-13
 UNIX, defined IV.A-13
 UNIX Root RESTORE function II.spu2000-2
 UNIX root RESTORE function II.spu2000-2
 UNIX. *See also* CONVEX UNIX
 UNIX, system administration, utilities for II.1-20
 UNIX, utilities II.1-8
 UNIX, utilities, in /bin directory II.1-20, II.1-21
 UNIX, Version 7 of II.1-8
 UNIX-to-UNIX Communication Protocols, with contact
 II.F-1, III.A-1, IV.B-1
 Unsigned, defined IV.A-13
 USART force break and framing error test
 III.dev4300-12
 USART transmitter enable test III.dev4300-12
 User, defined IV.A-13
 User interface III.dev4300-3, III.dev4510-3
 User interface reset, Subtest 5000 III.io4120-22
 User interface, service processor peripheral test
 II.spu2000-1
 User interrupt, Subtest 5030 III.io4120-23
 User read parity error signal, Subtest 5660 III.io4120-25
 User register error, Subtest 5020 III.io4120-22
 Utilities, commands, listed II.1-10
 Utilities, diagnostic, in /mnt/bin directory II.1-20, II.1-21
 Utilities, discussed II.1-9
 Utilities, listed, chart II.1-10
 UUCP. *See* UNIX-to-UNIX Communication Protocols
 uucp(1), man page II.F-1, III.A-1, IV.B-1

 V

Valid bit, defined IV.A-13
 Valid reference, defined IV.A-13
 VBCU interface tests III.io5000-15
 Vector concurrency test, chaining instructions
 II.cpu4040-19
 Vector concurrency test, nonchaining instructions
 II.cpu4040-18
 Vector concurrency tests, cpu4040 II.cpu4040-1
 Vector, defined IV.A-13
 Vector instruction groups II.cpu4040-16
 Vector instruction tests, cpu4041 II.cpu4041-1
 Vector instructions II.cpu4241-1
 Vector length (VL) register II.cpu4041-10, II.cpu4241-9
 Vector merge (VM) register II.cpu4041-10, II.cpu4241-9
 Vector of indices II.cpu4241-40
 Vector processor control (VPC) II.cpu4040-2,
 II.cpu4231-2, II.cpu4233-2, II.cpu4241-2
 Vector processor data (VPD) II.cpu4040-2, II.cpu4231-2,
 II.cpu4233-2, II.cpu4241-2
 Vector processor unit II.cpu4040-1
 Vector reductions II.cpu4241-10
 Vector registers II.cpu4241-40
 Vector stride (VS) register II.cpu4041-10, II.cpu4241-9
 Vector unit control functions II.cpu4241-9
 Vector-under-mask instructions II.cpu4241-1
 Verification of SMD Drives III.dev4110-13
 verify IV.3-29
 Verify command changing III.dev4100-10
 Verify head switching subtest III.dev4100-13
 Verify sequential track seeking III.dev4100-13
 Verify System Format of SMD III.dev4110-19,

Master Index

III.dev5130-31
vers II.F-1, III.A-1, IV.B-1
Versatec plotter test, user interface III.dev4410-3
VIOP II.1-12
VIOP Boot Command III.io5000-8
VIOP, initialization command III.io5000-8
VIOP, miscellaneous tests III.io5000-9
VIOP, overview III.io5000-1
VIOP, requirements for running III.io5000-1
VIOP Reset III.io5000-6
VIOP self-test III.io5000-6
VIOP, subtests, classes of, described III.io5000-4
VIOP test program invocation III.io5000-2
Virtual address space. *See* Logical address space
Virtual memory. *See* Logical memory
VME Ethernet controller test III.dev5500-1
VME I/O Processor. *See* VIOP
VMEbus Control Unit. *See* VBCU
VMEbus, defined IV.A-13
VMEbus voltage III.io5000-16
VMEbus voltage tests III.io5000-16
vmunix II.1-20
Voltage tests, VMEbus III.io5000-16
vpd_rev1 II.1-20

W

which II.F-1, III.A-1, IV.B-1
Winchester disk drive II.1-2
Word, defined IV.A-13
Word pattern III.dev4600-9
Working set, defined IV.A-13
Write and Read commands III.dev4100-11
Write and read header, data, and ECC subtest
III.dev4100-11
Write command, subtest III.dev4100-11
Write control queue II.pia4000-7
Write control queue fill/empty logic test II.pia4000-7
Write control queue pattern test II.pia4000-7
Write data parity error test II.pi2_4000-12
Write, defined IV.A-13
Write parity error detection II.mem4000-13
Write subtest II.spu2000-8
Write tape mark III.dev4200-12, III.dev5200-12
Write track headers command subtest III.dev4100-10
Write track headers, sectors reversed III.dev4100-10
Write transfer test II.pi2_4000-10
Write/Control Queue RAM test II.pi2_4000-10

X

Xylogics 450/451/SMD Device Test III.dev4100-1
Xylogics test, controller generated error messages
III.dev4100-19
Xylogics test, device error messages III.dev4100-21
Xylogics test, IOP generated error messages
III.dev4100-23
Xylogics test, sequencer generated error message
III.dev4100-26

Z

Zero, defined IV.A-13
Zero, true, defined IV.A-13

CONVEX Diagnostics Documentation
Overview (C200 Series)
Document No. 760-000103-201, Second Edition

Electronic Mail

The Hardware Documentation Group has an email address for documentation comments. Use this service to give us a quick response mechanism if you have special documentation questions that you would like addressed immediately. If you have a technical question, you should still contact the Technical Assistance Center, as described previously. To use email response service, just send mail addressed to:

cnvxhwdoc@convex.COM

We will read your comments and give you a personal reply.

What to Include in an Email Message

When you use the electronic mail service, please provide the following information:

- The reader's name and company name
- A return email address in INTERNET notation or UUCP (bang) notation
- The manual that is being critiqued
- The chapter and page number in question
- The comment

Reader's Forum

If you wish to mail your comments to us, please use the form on the next page and list the document page number with your questions and comments. Thank you.

THIS PAGE INTENTIONALLY LEFT BLANK

CONVEX Diagnostics Documentation
Overview (C200 Series)
Document No. 760-000103-201, Second Edition

Reader's Forum

From:

Name _____ Title _____

Company _____ Date _____

Address and Phone No. _____

FOR ADDITIONAL INFORMATION OR DOCUMENTATION:

Location	Phone Number
In Texas	(214)952-0200
Other continental locations	1(800)952-0379
Outside continental US	Contact local CONVEX office

Direct mail orders to: CONVEX Computer Corporation
Customer Service
PO Box 833851
Richardson TX 75083-3851 USA

(Fold Here First)




NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 1046 RICHARDSON, TEXAS

POSTAGE WILL BE PAID BY ADDRESSEE

CUSTOMER SERVICE
CONVEX Computer Corp.
P.O. Box 833851
Richardson, TX 75083-3851



(Fold Here Second)

(Tape or Staple)